Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-01-11
2008-12-16
Chung, Phung M (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S736000, C714S738000
Reexamination Certificate
active
07467339
ABSTRACT:
A semiconductor integrated circuit (LSI) in which control information for determining a voltage or a width of a pulse produced itself can easily be set in parallel with other LSIs, and set information can be corrected easily. From an external evaluation device, a voltage of an expected value is supplied in overlapping manner to a plurality of LSIs each having a CPU and a flash memory. Each LSI incorporates a comparison circuit comparing an expected voltage value and a boosted voltage generated in itself. The CPU refers to a comparison result and optimizes control data in a data register for changing a boosted voltage. The CPU controls the comparison circuit and the data register and performs trimming in a self-completion manner, thereby making, trimming on a plurality of LSIs easily in a parallel manner and a total test time reduced.
REFERENCES:
patent: 5261082 (1993-11-01), Ito et al.
patent: 5432501 (1995-07-01), Yoon
patent: 5583485 (1996-12-01), Van Lente et al.
patent: 5760599 (1998-06-01), Ehiro
patent: 5886657 (1999-03-01), Ahuja
patent: 6114920 (2000-09-01), Moon et al.
patent: 6437833 (2002-08-01), Tagomori et al.
patent: 6529247 (2003-03-01), Tagomori et al.
patent: 6795353 (2004-09-01), Matsuda et al.
patent: 6819596 (2004-11-01), Ikehashi et al.
patent: 7236419 (2007-06-01), Ishikawa et al.
patent: 2002/0149701 (2002-10-01), Tagomori et al.
patent: 2004/0042331 (2004-03-01), Ikehashi et al.
patent: 5-265579 (1993-10-01), None
Kimura Masahiko
Nakamura Isao
Shinagawa Yutaka
Tanaka Toshihiro
Chung Phung M
Hitachi ULSI Systems Co. Ltd.
Miles & Stockbridge P.C.
Renesas Technology Corporation
LandOfFree
Semiconductor integrated circuit and a method of testing the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit and a method of testing the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit and a method of testing the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4051161