Method of making a finFET having suppressed parasitic device...

Details Method of making a finFET having suppressed parasitic device... Method of making a finFET having suppressed parasitic device...

2005-11-04

2008-12-30

Richards, N Drew (Department: 2895)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S206000

Reexamination Certificate

active

07470578

ABSTRACT:
A finFET (100) having sidwall spacers (136, 140) to suppress parasitic devices in the upper region of a channel and at the bases of source(s) and drain(s) that are artifacts of the fabrication techniques used to make the finFET. The FinFET is formed on an SOI wafer (104) by etching through a hardmask (148) so as to form a freestanding fin (120). Prior to doping the source(s) (124) and drain(s) (128), a layer (156) of thermal oxide is deposited over the entire finFET. This layer is etched away so as to form the sidewall spacers at each reentrant corner formed where a horizontal surface meets a vertical surface. Sidewall spacers (136) inhibit doping of the upper region of source(s) and drain(s) immediately adjacent the gate. Sidewall spacers (140) fill in any undercut regions (144) of BOX layer (116) that may have been formed during prior fabrication steps.

REFERENCES:
patent: 5119153 (1992-06-01), Korman et al.
patent: 5122848 (1992-06-01), Lee et al.
patent: 5356824 (1994-10-01), Chouan et al.
patent: 5604368 (1997-02-01), Taur et al.
patent: 5646058 (1997-07-01), Taur et al.
patent: 5773331 (1998-06-01), Solomon et al.
patent: 5793082 (1998-08-01), Bryant
patent: 5804848 (1998-09-01), Mukai
patent: 5899710 (1999-05-01), Mukai
patent: 6214670 (2001-04-01), Shih et al.
patent: 6215156 (2001-04-01), Yang
patent: 6297531 (2001-10-01), Armacost et al.
patent: 6406962 (2002-06-01), Agnello et al.
patent: 6413802 (2002-07-01), Hu et al.
patent: 6475869 (2002-11-01), Yu
patent: 6541320 (2003-04-01), Brown et al.
patent: 6635909 (2003-10-01), Clark et al.
patent: 6867433 (2005-03-01), Yeo et al.
patent: 2002/0008280 (2002-01-01), Armacost et al.
patent: 2002/0171107 (2002-11-01), Cheng et al.
patent: 2003/0178670 (2003-09-01), Fried et al.
patent: 2004/0031979 (2004-02-01), Lochtefeld et al.
patent: 2004/0222477 (2004-11-01), Aller et al.
patent: 0763851 (1997-03-01), None
A Bulk-Si-compatible Ultrathin-body SOI Technology for sub-100nm MOSFETs; V. Subramanian, J. Kedzierski, N. Lindert, H. Tam, Y. Su, J. McHale, K. Cao, T-J. King, J. Bokor, & C. Hu; Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA; date unknown.
A Folded-channel MOSFET for Deep-sub-tenth Micron Era; Digh Hisamoto, wen-Chin Lee, Jakub Kedzierski, Erik Anderson, Hideki Takeuchi, Kazuya Asano, Tsu-Jae King, Jeffrey Bokor, and Chenming Hu; Central Research Laboratory, Hitachi Ltd., EECS, UC Berkley, Lawrence Berkeley Laboratory, Nippon Steel Corp, NKK Corp.; 0-7803-477-3/98—1998 IEEE.
Sub 50-nm FinFET: PMOS; Xuejue Huang, Wen-Chin Lee, Charles Kuo, Digh Hisamoto, Leland Chang, Jakub Kedzierski, Erik Anderson, Hideki Takeuchi, Yang-Kyu Choi, Kazuya Asano, Vivek Subramanian, Tsu-Jae King, Jeffrey Bokor and Chanming Hu; Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, CA;0-7803-5413-3/99; 1999 IEEE.
A Fully Depleted Lean-Channel Transistor(DELTA)—A Novel Vertical Ultrathin SOI MOSFET; Digh Hisamoto, Toru Kaga, Yoshifumi Kawamoto and Edi Takeda; IEEE Electron Device Letters, vol. 11, No. 1, Jan. 1990; 0741-3106/90/0100-0036S01.00.

Affiliated with

Also associated with

Rating

Method of making a finFET having suppressed parasitic device... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a finFET having suppressed parasitic device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a finFET having suppressed parasitic device... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4024493