Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2005-07-29
2008-10-14
Tu, Christine T (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C365S193000, C324S433000
Reexamination Certificate
active
07437647
ABSTRACT:
An apparatus and method for generating an active mode activation signal in response to an input signal having a voltage exceeding the greater of two reference voltages by a voltage margin.
REFERENCES:
patent: 5031152 (1991-07-01), Doyle
patent: 5157247 (1992-10-01), Takahira
patent: 5384741 (1995-01-01), Haraguchi et al.
patent: 5526364 (1996-06-01), Roohparvar
patent: 5559744 (1996-09-01), Kuriyama et al.
patent: RE35645 (1997-10-01), Tobita
patent: 5734661 (1998-03-01), Roberts et al.
patent: 6006347 (1999-12-01), Churchill et al.
patent: 6081460 (2000-06-01), Lim et al.
patent: 6515934 (2003-02-01), Kobayashi et al.
patent: 6651196 (2003-11-01), Iwase et al.
patent: 6657423 (2003-12-01), Tanizawa
patent: 6760865 (2004-07-01), Ledford et al.
patent: 2003/0101362 (2003-05-01), Dia
patent: 2004/0199841 (2004-10-01), Marr
Dorsey & Whitney LLP
Micro)n Technology, Inc.
Tu Christine T
LandOfFree
Mode entry circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mode entry circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mode entry circuit and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4019786