Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Signal level or switching threshold stabilization
Reexamination Certificate
2006-08-01
2008-09-02
Tran, Anh Q (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Signal level or switching threshold stabilization
C326S112000, C326S119000
Reexamination Certificate
active
07420388
ABSTRACT:
A power gated semiconductor integrated circuit comprises: (1) logic circuit to be power gated, said logic circuit having a virtual ground rail; (2) footer device disposed between said virtual ground rail and a ground rail for reducing power consumption of said logic circuit; and (3) virtual rail voltage clamp disposed electrically in parallel with said footer device for limiting the voltage at the virtual ground rail, the virtual rail voltage clamp comprising at least one NFET. A total of NfNFETs are connected to the virtual ground rail of the integrated circuit for use as both virtual rail voltage clamps and footer devices. A quantity of Nmax-VCNFETs are scanned and perform the function of voltage clamps and the remaining (Nf-Nmax-VC) NFETs perform power gating. Manufacturing variability immunity and tuning of the variability immunity is achieved by adjusting the quantity Nmax-VCbased upon testing of the manufactured integrated circuit.
REFERENCES:
patent: 6208171 (2001-03-01), Kumagai et al.
patent: 6384674 (2002-05-01), Tanizaki et al.
patent: 6512394 (2003-01-01), Parris
patent: 6552596 (2003-04-01), Cowles et al.
patent: 6556071 (2003-04-01), Notani et al.
patent: 6977519 (2005-12-01), Bhavnagarwala et al.
T. Kuroda and T. Fujita et al., “A 0.9V, 150MHz, 10mW, 4mm2, 2-DCT core processor with variable VT scheme”, IEEE J. Solid-State Circuits, vol. 31, pp. 1770-1778, Nov. 1996.
A. Keshavarzi, S. Ma, S. Narendra, B. Bloechel, K. Mistry, T. Ghani, S. Borkar, V. De, “Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs”, ISLPED 2001 pp. 207-212, no month.
S. Mutoh etal, “1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS”, In IEEE Journal of Solid-State Circuits, vol. 30, No. 8, Aug. 1995 pp. 847-854.
K. Kumagai, H. Iwaki, H. Yoshida, H. Suzuki, T. Yamada, S. Kurosawa, “A Novel Powering-down Scheme for Low VtCMOS Circuits”, IEEE Symposium on VLSI Circuits, 1998, pp. 44-45, no month.
S. Shigematsu, S. Mutoh, Y. Matsuya, J. Yamada, “A 1-V high speed MTCMOS circuit scheme for power-down applications”, IEEE Symposium on VLSI Circuits Digest of Technical Papers, 1995, pp. 125-126, no month.
Harrington & Smith PC
International Business Machines Corp.
Tran Anh Q
LandOfFree
Power gating techniques able to have data retention and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power gating techniques able to have data retention and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power gating techniques able to have data retention and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3992592