Method and apparatus for sending...

Details Method and apparatus for sending... Method and apparatus for sending...

2003-04-24

2008-03-25

Tsai, Henry (Department: 2184)

Electrical computers and digital processing systems: processing

Processing control

Specialized instruction processing in support of testing,...

C712S228000, C712S229000, C710S036000, C710S005000

Reexamination Certificate

active

07350060

ABSTRACT:
A method and apparatus for sending thread-execution-state-sensitive supervisory commands to a simultaneous multi-threaded processor provides a mechanism for sending supervisory commands that must be executed only for live threads. The commands may be sent from a service processor or another primary processor in the system or may be supplied by the processor itself through supervisory software control. Since the state of execution of one or more threads may change dynamically within a processor core, an external processor will not know the thread execution state at the time the command operates. The method and apparatus provide a command set and logic that supports selective execution of particular commands directed at “alive” threads (or threads in some other determinable execution state), whereby the command is performed only on resources and/or execution units depending on the actual state of thread execution when the command operates within the processor.

REFERENCES:
patent: 5822602 (1998-10-01), Thusoo
patent: 6115763 (2000-09-01), Douskey et al.
patent: 6175914 (2001-01-01), Mann
patent: 6233373 (2001-05-01), Askins et al.
patent: 6415403 (2002-07-01), Huang et al.
patent: 6549930 (2003-04-01), Chrysos et al.
patent: 6567933 (2003-05-01), Swoboda et al.
patent: 6847578 (2005-01-01), Ranganathan
patent: 6865701 (2005-03-01), Youngs et al.
patent: 2001/0054057 (2001-12-01), Long et al.
patent: 2002/0163520 (2002-11-01), Hardin et al.
patent: 2002/0194251 (2002-12-01), Richter et al.
patent: 2003/0033509 (2003-02-01), Leibholz et al.
patent: 2004/0054876 (2004-03-01), Grisenthwaite et al.
patent: 2004/0208066 (2004-10-01), Burky et al.
patent: 2006/0037025 (2006-02-01), Janssen et al.
McCluskey, Logic Design Principles, Prentice Hall, 1986, pp. 437-443.
Czajkowski, et al., “Resource Management for Extensible Internet Servers”, ACM SIGOPS European Workshop, p. 33-39, 1998.
Bridges, et al., “A CPU Utilization Limit for Massively Parallel MIMD Computers”, Frontiers of Massively Parallel Computing, Oct. 19-21, 1992, pp. 83-92.

Affiliated with

Also associated with

Rating

Method and apparatus for sending... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for sending..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for sending... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3960937