Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-03-11
2008-03-11
Smith, Matthew (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S230000, C257SE21292, C257SE21293
Reexamination Certificate
active
11177774
ABSTRACT:
A semiconductor structure comprises a transistor element formed in a substrate. A stressed layer is formed over the transistor element. The stressed layer has a predetermined compressive intrinsic stress having an absolute value of about 1 GPa or more. Due to this high intrinsic stress, the stressed layer exerts considerable elastic forces to the channel region of the transistor element. Thus, compressive stress is created in the channel region. The compressive stress leads to an increase of the mobility of holes in the channel region.
REFERENCES:
patent: 6825529 (2004-11-01), Chidambarrao et al.
patent: 7189436 (2007-03-01), Kohler et al.
patent: 2003/0181005 (2003-09-01), Hachimine et al.
patent: 2004/0029323 (2004-02-01), Shimizu et al.
patent: 2004/0104405 (2004-06-01), Huang et al.
patent: 2004/0217420 (2004-11-01), Yeo et al.
patent: 2005/0285137 (2005-12-01), Satoh
A definition of SUBSTANTIAL in Merriam-Webster onLine.
Frohberg Kai
Hohage Joerg
Ruelke Hartmut
Advanced Micro Devices , Inc.
Smith Matthew
Williams Morgan & Amerson P.C.
LandOfFree
Method of forming a field effect transistor having a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a field effect transistor having a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a field effect transistor having a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3955830