Techniques for capturing signals at output pins in a...

Details Techniques for capturing signals at output pins in a... Techniques for capturing signals at output pins in a...

2008-07-29

2008-07-29

Louis-Jacques, Jacques (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S734000

Reexamination Certificate

active

11242437

ABSTRACT:
Techniques are provided for capturing external signals at output pins on a programmable logic integrated circuit (IC) during a boundary scan test. A JTAG sample signal is routed to an input/output block on a chip and active during a JTAG sampling phase. An input buffer coupled to an output pin is turned on during the JTAG sample phase. Logic gates enable the input buffer in response to the JTAG sample signal so that the input buffer can capture a signal on the pin. The input buffer is turned off after the JTAG sampling phase to conserve power. The output buffer coupled to the pin that receives the test signal is tristated to prevent contention during the JTAG sampling phase. The techniques of the present invention can be used to test board level interconnects in less time and are easy to implement.

REFERENCES:
patent: 5764076 (1998-06-01), Lee et al.
patent: 5852617 (1998-12-01), Mote, Jr.
patent: 6163188 (2000-12-01), Yu
patent: 6266793 (2001-07-01), Mozdzen et al.
patent: 6285211 (2001-09-01), Sample et al.
patent: 6681378 (2004-01-01), Wang et al.
patent: 2002/0157078 (2002-10-01), Wang et al.
patent: 2005/0073788 (2005-04-01), Weinraub
patent: 2005/0166109 (2005-07-01), Dubey
patent: 2006/0156113 (2006-07-01), Whetsel

Affiliated with

Also associated with

Rating

Techniques for capturing signals at output pins in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Techniques for capturing signals at output pins in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques for capturing signals at output pins in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3913980