Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-08-07
2007-08-07
Jackson, Jerome (Department: 2815)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257S401000, C257S368000, C257SE29011, C257S206000
Reexamination Certificate
active
11323659
ABSTRACT:
A monolithic power integrated circuit fabricated on a semiconductor die includes a control circuit and a first output high voltage field-effect transistor (HVFET) having source and drain segments substantially equal to a first length. A second output HVFET has source and drain segments substantially equal to a second length. At least one of the first and second output HVFETs is coupled to the control circuit. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.
REFERENCES:
patent: 4808861 (1989-02-01), Ehni
patent: 5495123 (1996-02-01), Canclini
patent: 5723875 (1998-03-01), Abe et al.
patent: 5729032 (1998-03-01), Tomomatsu et al.
patent: 5748025 (1998-05-01), Ng et al.
patent: 6316807 (2001-11-01), Fujishima et al.
patent: 6552597 (2003-04-01), Disney
patent: 6586283 (2003-07-01), Corcoran et al.
patent: 6734714 (2004-05-01), Disney
patent: 6867465 (2005-03-01), Dono
patent: 7135748 (2006-11-01), Balakrishnan
patent: 2002/0024375 (2002-02-01), Asano et al.
patent: 2004/0004497 (2004-01-01), Shang et al.
patent: 2004/0051395 (2004-03-01), Brindle et al.
patent: 2004/0245546 (2004-12-01), Lin et al.
patent: 2005/0051853 (2005-03-01), Baum et al.
patent: 2005/0225362 (2005-10-01), Halamik et al.
Budd Paul
Jackson Jerome
Power Integrations, Inc.
The Law Offices of Bradley J. Bereznak
LandOfFree
Method of forming an integrated circuit with multi-length... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming an integrated circuit with multi-length..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming an integrated circuit with multi-length... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3896567