Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-11-13
2007-11-13
Smith, Zandra V. (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S307000, C438S529000, C438S530000
Reexamination Certificate
active
10852444
ABSTRACT:
A semiconductor device has a gate electrode formed on a P type semiconductor substrate via gate oxide films. A first low concentration (LN type) drain region is made adjacent to one end of the gate electrode. A second low concentration (SLN type) drain region is formed in the first low concentration drain region so that the second low concentration drain region is very close to the outer boundary of the second low concentration drain region and has at least a higher impurity concentration than the first low concentration drain region. A high concentration (N+ type) source region is formed adjacent to the other end of said gate electrode, and a high concentration (N+ type) drain region is formed in the second low concentration drain region having the designated space from one end of the gate electrode.
REFERENCES:
patent: 4918026 (1990-04-01), Kosiak et al.
patent: 5055896 (1991-10-01), Williams et al.
patent: 5171700 (1992-12-01), Zamanian
patent: 5242841 (1993-09-01), Smayling et al.
patent: 5264719 (1993-11-01), Beasom
patent: 5275961 (1994-01-01), Smayling et al.
patent: 5350932 (1994-09-01), Malhi
patent: 5366915 (1994-11-01), Kodama
patent: 5550069 (1996-08-01), Roth
patent: 5739061 (1998-04-01), Kitamura et al.
patent: 5780893 (1998-07-01), Sugaya
patent: 5789787 (1998-08-01), Kadosh et al.
patent: 5811850 (1998-09-01), Smayling et al.
patent: 5846866 (1998-12-01), Huang et al.
patent: 5932897 (1999-08-01), Kawaguchi et al.
patent: 5981997 (1999-11-01), Kitamura
patent: 6017798 (2000-01-01), Ilderem et al.
patent: 6025237 (2000-02-01), Choi
patent: 6030869 (2000-02-01), Odake et al.
patent: 6063678 (2000-05-01), D'Anna
patent: 6107129 (2000-08-01), Gardner et al.
patent: 6117738 (2000-09-01), Tung
patent: 6198131 (2001-03-01), Tung
patent: 6255154 (2001-07-01), Akaishi et al.
patent: 6258674 (2001-07-01), Kwon et al.
patent: 6306711 (2001-10-01), Yang
patent: 6307224 (2001-10-01), Shirai
patent: 6392274 (2002-05-01), Tung
patent: 6424005 (2002-07-01), Tsai et al.
patent: 6465315 (2002-10-01), Yu
patent: 6489203 (2002-12-01), Cai et al.
patent: 6531355 (2003-03-01), Mosher et al.
patent: 2002/0072186 (2002-06-01), Evans
patent: 7226505 (1995-08-01), None
patent: 10098183 (1998-04-01), None
patent: 11163336 (1999-06-01), None
patent: 11-312802 (1999-11-01), None
Wolf, Ph.D., Stanley, “Hot-Carrier-Resistant Processing and Device Structures,” Silicon Processing for the VLSI Eral—vol. 3: The Submicron MOSFET, Lattice Press, 1995, pp. 588-590.
Wolf, Stanley, Hot Carrier-Resistant Processing and Device Structures, Silicon Processing for the VLSI Era vol. 3—The Submicron MOSFET, Lattice Press (1995); pp. 617-621.
Webster's II New Riverside University Dictionary, Houghton Mifflin Company (1994); p. 78.
Kikuchi Shuichi
Nishibe Eiji
Fish & Richardson P.C.
Sanyo Electric Co,. Ltd.
Smith Zandra V.
Thomas Toniae M
LandOfFree
Semiconductor device and method for manufacturing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method for manufacturing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method for manufacturing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3875491