Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-02-27
2007-02-27
Menz, Doug (Department: 2891)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S224000
Reexamination Certificate
active
11019299
ABSTRACT:
The present invention provides a non-volatile memory device and fabricating method thereof, by which a cell size can be lowered despite high degree of cell integration and by which the device fabrication is facilitated. The present invention includes at least two trench isolation layers arranged in a device isolation area of a semiconductor substrate, each having a first depth, a first conductive type well arranged between the at least two trench isolation layers to have a second depth smaller than the first depth, a second conductive type source region and a second conductive type drain region arranged in a prescribed upper part of the first conductive type well to be separated from each other by a channel region in-between, an ONO layer on the channel region of the semiconductor substrate, the ONO layer comprising a lower oxide layer, a nitride layer, and an upper oxide layer, and a wordline conductor layer on the ONO layer.
REFERENCES:
patent: 5358891 (1994-10-01), Tsang et al.
patent: 6438030 (2002-08-01), Hu et al.
patent: 6909139 (2005-06-01), Shum et al.
Jung Sung Mun
Kim Jum Soo
Dongbu Electronics Co. Ltd.
Menz Doug
LandOfFree
Non-volatile memory device and fabricating method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile memory device and fabricating method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory device and fabricating method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3824494