Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses – Using delay
Reexamination Certificate
2007-01-02
2007-01-02
Butler, Dennis M. (Department: 2115)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
Using delay
C713S503000
Reexamination Certificate
active
11243032
ABSTRACT:
A communication channel includes a first component having a transmitter coupled to a normal signal source, and a second component having a receiver coupled to a normal signal destination. A communication link couples the first and second components. Calibration logic provides for setting an operation value for a parameter of the communication channel, such as by executing an exhaustive calibration sequence at initialization of the link. A tracking circuit, including a monitoring function, tracks drift in the parameter by monitoring a feedback signal that has a characteristic that correlates with drift in the communication channel, and updates, or indicates the need for updating of, the operation value of the parameter in response to the monitoring function.
REFERENCES:
patent: 3155102 (1964-11-01), Niederer, Jr. et al.
patent: 3638121 (1972-01-01), Spilker, Jr.
patent: 3922491 (1975-11-01), Bjork et al.
patent: 4384354 (1983-05-01), Crawford et al.
patent: 4648133 (1987-03-01), Vilnrotter
patent: 5111208 (1992-05-01), Lopez
patent: 5122978 (1992-06-01), Merrill
patent: 5243626 (1993-09-01), Devon et al.
patent: 5436908 (1995-07-01), Fluker et al.
patent: 5485490 (1996-01-01), Leung et al.
patent: 5511091 (1996-04-01), Saito
patent: 5523760 (1996-06-01), McEwan
patent: 5554945 (1996-09-01), Lee et al.
patent: 5621913 (1997-04-01), Tuttle et al.
patent: 5742798 (1998-04-01), Goldrian
patent: 5859881 (1999-01-01), Ferraiolo et al.
patent: 6047346 (2000-04-01), Lau et al.
patent: 6163570 (2000-12-01), Olafsson
patent: 6219384 (2001-04-01), Kliza et al.
patent: 6282210 (2001-08-01), Rapport et al.
patent: 6321282 (2001-11-01), Horowitz et al.
patent: 6359931 (2002-03-01), Perino et al.
patent: 6369652 (2002-04-01), Nguyen et al.
patent: 6396329 (2002-05-01), Zerbe
patent: 6421389 (2002-07-01), Jett et al.
patent: 6434081 (2002-08-01), Johnson et al.
patent: 6442644 (2002-08-01), Gustavson et al.
patent: 6448815 (2002-09-01), Talbot et al.
patent: 6463392 (2002-10-01), Nygaard et al.
patent: 6469555 (2002-10-01), Lau et al.
patent: 6473439 (2002-10-01), Zerbe et al.
patent: 6480946 (2002-11-01), Tomishima et al.
patent: 6510503 (2003-01-01), Gillingham et al.
patent: 6539072 (2003-03-01), Donnelly et al.
patent: 6556934 (2003-04-01), Higashide
patent: 6606350 (2003-08-01), Dress, Jr. et al.
patent: 6606576 (2003-08-01), Sessions
patent: 6643787 (2003-11-01), Zerbe et al.
patent: 6657468 (2003-12-01), Best et al.
patent: 6690741 (2004-02-01), Larrick, Jr. et al.
patent: 6889357 (2005-05-01), Keeth et al.
patent: 7031221 (2006-04-01), Mooney et al.
patent: 2001/0056332 (2001-12-01), Abrosimov et al.
patent: 2002/0072870 (2002-06-01), Adam et al.
patent: 2002/0138224 (2002-09-01), Sessions
patent: 2002/0149824 (2002-10-01), Beaulieu et al.
patent: 2003/0026399 (2003-02-01), Carlson
patent: 2003/0149991 (2003-08-01), Reidhead et al.
patent: 2005/0071707 (2005-03-01), Hampel
patent: 2005/0163202 (2005-07-01), Hampel et al.
patent: 02000035831 (1990-08-01), None
EIA/JEDEC Standard No. 8-B (JESD8-B) “Interface Standard for Nominal 3 V/3.3 V Supply Digital Integrated Circuits,” (Sep. 1999) 12 pages.
EIA/JEDEC Standard No. 8-6 (EIA/JES8-6) “High Speed Transceiver Logic (HSTL) A 1.5 V Output Buffer Supply Voltage Based Interface Standard for Digital Integrated Circuits,” (Aug. 1995) 16 pages.
JEDEC Standard—JESD8-16 “Bus Interconnect Logic (BIC) for 1.2 Volts,” (Apr. 2004) 16 pages.
Lee, Ming-Ju Edward et al., “TP 15.3: A 90mW 4Gb/s Equalized I/O Circuit with Input Offset Cancellation” IEEE International Solid-State Circuits Conference, pp. 252-253.
Paris, Lluis et al, “WP 24.3 A 800MB/s 72Mb SLDRAM with Digitally-Calibrated DLL,” IEEE International Solid-State Circuits Conference (1999), 13 pages.
Nakase, Yasunobu et al, “Source-Synchronization and Timing Vernier Techniques for 1.2-GB/s SLDRAM Interface,” IEEE Journal of Solid-State Circuits, vol. 34, No. 4 (Apr. 1999). 494-501.
Gillingham, Peter, “SLDRAM Architectural and Functional Overview,” SLDRAM Consortium (Aug. 29, 1997), 1-14.
“Draft Standard for a High-Speed Memory Interface (SyncLink)”, Draft 0.99 IEEE P1596.7-199X (1996), 56 pages.
Gillingham, Peter, “SLDRAM: High-Performance, Open-Standard Memory,” IEEE (1997), 29-39.
SLDRAM Inc., “400 Mb/s/pin SLDRAM,” Draft Advance (Jul. 9, 1998), 1-69.
Rambus “Direct Rambus Short Channel Layout Guide, Version 0.95” (Aug.
Rambus “Direct Rambus Long Channel Design Guide” (2000), 45 pages.
Rambus, Inc. “RDRAM Direct Rambus Clock Generator” (Apr. 2002), 22.
RDRAM® Overview, “High Performance Memory Interface Solution”, Copyright 2003 Rambus, Inc., all rights reserved, 4 pages.
Redwood Technology Brief “High Performance Parallel Bus Interface Technology”, Copyright 2003 Rambus, Inc., all rights reserved, 2 pages.
Lewis, Dave, “Easy-to-Use LVDS Serdes for the Serdes Neophyte” National Semiconductor, (Jun. 16, 2003), pp. 1-5.
Intel “How to Measure RDRAM* System Clock Jitter” Application Note AP-667 (Jun. 1999), pp. 1-15.
U.S. Appl. No. 10/278,748, filed Oct. 22, 2002 entitled Timing Calibration Apparatus and Method for a Memory Device Signaling System, 186 pages.
Chang, Kun-Yung “Design of a CMOS Asymmetric Serial Link” A Dissertation Submitted to the Department of Electrical Engineering and the Committee on Graduate Studies of Stanford University Aug. 1999, 119 pages.
Zerbe, Jared et al., U.S. Appl. No. 09/776,550, filed Feb. 2, 2001, entitled “Method and Apparatus for Evaluating and Calibrating a Signaling System.”
Zerbe, Jared et al, U.S. Appl. No. 09/976,170, filed Oct. 21, 2001, entitled “Method and Apparatus for Evaluating and Optimizing a Signaling System.”
U.S. Appl. No. 10/278,708, filed Oct. 22, 2002, entitled “Phase Adjustment Apparatus and Method for a Memory Device Signaling System.”
Daniele, N. et al., “Principle and Motivations of UWB Technology for High Data Rate WPAN Applications,” SOC 2003, 4 pages.
Win, Moe Z., et al., “Impulse Radio: How it Works,” IEEE Communications Letters 2(2), Feb. 1998, 36-38.
Daniele, Norbert, “Ultra Wide Band Principles and Applications for Wireless Communications,” CEA-LETI Annual Review, Jun. 25 and 26, 2002, 24 pages.
U.S. Appl. No. 09/941,079, filed Aug. 28, 2001 entitled “Clock Data Recovery with Selectable Phase Control Input.”
Yang, Chih-Kong Ken “Design of High-Speed Serial Links in CMOS” Technical Report No. CSL-TR-98-775, Sponsored By Center for Integrated Systems, Sun Microsystems and LSI Logic Inc. Dec. 1998, pp. 1-182.
RaSer™ X Product Brief, “Highly Flexible 10 Gbps Backplane Serial Link Interface,” Copyright 2003 Rambus, Inc., all rights reserved, 2 pages.
Yellowstone Technology Brief, “High Performance Memory Interface Technology,” Copyright 2003 Rambus, Inc., all rights reserved, 2 pages.
Widmer, A.X., et al., “A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code,” IBM J. Res. Develop., vol. 27, No. 5, Sep. 1983, 440-451.
Banu, Mihai, et al., “TA 6.4: A 660Mv/s CMOS Clock Recovery Circuit with Instanteous Locking for NRZ Data and Burst-Mode Transmission,” IEEE International Solid State Circuits Conference, 1993, 102-103, 270.
Eldering, Charles A., et al., “Digital Burst Mode Clock Recovery Technique for Fiber-Optic Systems,” Journal of Lightwave Technology, vol. 12, No. 2, Feb. 1994, 271-279.
Chang, Ken K. Y., et al., “A 2 Gb/s Asymmetric Serial Link for High-Bandwidth Packet Switches,” Hot Interconnects V, Stanford University, Aug. 1997, 1-9.
Hu, Timothy H., et al., “A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-μ CMOS,” IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993, 1314-1320.
Kim, Sungjoon, et al, “
Abhyankar Abhijit M.
Best Scott C.
Chang Kun-Yung
Lambrecht Frank
Butler Dennis M.
Haynes Mark
Haynes Beffel & Wolfeld LLP
Rambus Inc.
LandOfFree
Drift tracking feedback for communication channels does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Drift tracking feedback for communication channels, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Drift tracking feedback for communication channels will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3824332