Semiconductor device fabrication method

Details Semiconductor device fabrication method Semiconductor device fabrication method

2007-04-17

2007-04-17

Fourson, George (Department: 2823)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S219000, C438S256000, C438S251000, C257S506000, C257SE21545

Reexamination Certificate

active

10963835

ABSTRACT:
The present invention adequately activates a substrate contact region of a support substrate without substantially changing the conventional SOI-CMOS device formation process. An exposed face of the support substrate is formed in an element isolation region of a layered substrate, which includes a support substrate having a first semiconductor layer, an insulating layer provided on the support substrate, and a second semiconductor layer provided on the insulating layer, by etching away the insulating layer and the second semiconductor layer. A substrate contact region is then formed in the support substrate by performing ion implantation from the side of the exposed face of the support substrate. Thereafter, an element isolation insulation layer is formed on the exposed face of the support substrate and a gate oxide film and a gate electrode are formed on the remaining second semiconductor layer. In addition, drain and source regions are formed by performing the ion implantation to the remaining second semiconductor layer with the gate electrode serving as a mask. Annealing to activate the substrate contact region, the drain region and the source region is then performed. Thereafter, a metal layer with a high melting point is formed on the drain and source regions and the metal layer is silicided through heat treatment.

REFERENCES:
patent: 5138409 (1992-08-01), Kawai
patent: 6303414 (2001-10-01), Ang et al.
patent: 6355511 (2002-03-01), Lukanc et al.
patent: 6372562 (2002-04-01), Matsumoto
patent: 6632710 (2003-10-01), Takahashi
patent: 2002/0089031 (2002-07-01), Ang et al.
patent: 2002/0185687 (2002-12-01), Koh et al.
patent: 2003/0089948 (2003-05-01), Min
patent: 08-172174 (1996-07-01), None
patent: 08-316348 (1996-11-01), None
patent: 2000-243967 (2000-09-01), None
patent: 2002-190521 (2002-07-01), None
patent: 2003-218356 (2003-07-01), None
Ghandhi S. K, VLSI Fabrication Principles: Silicon and Gallium Arsenide 2ndedition, Wiley-Interscience, pp. 395-398, 731-733, 1994.

Affiliated with

Also associated with

Rating

Semiconductor device fabrication method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device fabrication method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device fabrication method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3747552