Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-12-26
2006-12-26
Chung, Phung My (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S729000, C714S030000
Reexamination Certificate
active
07155650
ABSTRACT:
Plural scan test paths (401) are provided to reduce power consumed during testing such as combinational logic (101). A state machine (408) operates according to plural shift states (500) to control each scan path in capturing data from response outputs of the combinational logic and then shifting one bit at a time to reduce the capacitive and constant state power consumed by shifting the scan paths.
REFERENCES:
patent: 5428622 (1995-06-01), Kuban et al.
patent: 5544174 (1996-08-01), Abend
patent: 5606566 (1997-02-01), Whetsel
patent: 5677915 (1997-10-01), Whetsel
patent: 5710779 (1998-01-01), Whetsel
patent: 5862152 (1999-01-01), Handly et al.
patent: 6519729 (2003-02-01), Whetsel
patent: 6779133 (2004-08-01), Whetsel
patent: 2002/0104050 (2002-08-01), Saxena et al.
Bassuk Lawrence J.
Brady W. James
Chung Phung My
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
IC with separate scan paths and shift states does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with IC with separate scan paths and shift states, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and IC with separate scan paths and shift states will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3719989