Method for reducing single bit data loss in a memory circuit

Details Method for reducing single bit data loss in a memory circuit Method for reducing single bit data loss in a memory circuit

2006-10-24

2006-10-24

Booth, Richard A. (Department: 2812)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

Reexamination Certificate

active

07125768

ABSTRACT:
The present invention includes a method for reducing random bit data loss in a memory circuit. The method comprises a semiconductor layer that has a surface. The semiconductor layer is exposed at an elevated temperature to an atmosphere comprising deuterium thereby forming a film on the semiconductor layer comprising deuterium. A memory circuit is fabricated on or within the semiconductor layer.

REFERENCES:
patent: 4840917 (1989-06-01), Sheu
patent: 5045488 (1991-09-01), Yeh
patent: 5098866 (1992-03-01), Clark et al.
patent: 5132237 (1992-07-01), Matthews
patent: 5145797 (1992-09-01), Nakanishi
patent: 5229311 (1993-07-01), Lai et al.
patent: 5397724 (1995-03-01), Nakajima et al.
patent: 5504020 (1996-04-01), Aomori et al.
patent: 5706552 (1998-01-01), Hsieh
patent: 5818710 (1998-10-01), LeVan Suu
patent: 5972765 (1999-10-01), Clark et al.
patent: 6159829 (2000-12-01), Warren et al.
patent: 6218245 (2001-04-01), Xiang et al.
patent: 94/19829 (1994-09-01), None
Kizilyalli et al., “Deuterium Post-Metal Annealing of MOSFET's for Improved Hot Carrier Reliability”, IEEE Electron Device Letters, vol. 18, No. 3, Mar. 1997, pp. 81-83.
“TN-28-01 Boot Block Flash Memory”,Micron Quantum Devices, Inc., pp. 5-9-5-11, (1997).
Fong, Y., et al., “Oxides Grown on Textured Single-Crystal Silicon—Dependence on Process and Application in EEPROMs”,IEEE Transactions on Electron Devices, 37(3), pp. 583-590, (Mar. 1990).
Hess, K., et al., “Giant Isotope Effect in Hot Electron Degradation of Metal Oxide Silicon Devices”,IEEE Transactions on Electron Devices, 45(2), pp. 406-416, (Feb. 1998).
Hsu, F.C., et al., “Effect of Final Annealing on Hot-Electron-Induced MOSFET Degradation”,IEEE Electron Device LEtters, EDL-6(7), pp. 369-371, (Jul. 1985).
Rees, Jr., W.S.,CVD of Nonmetals, ISBN 3-527-29295-0, Table of Contents, (1996).

Affiliated with

Also associated with

Rating

Method for reducing single bit data loss in a memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for reducing single bit data loss in a memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing single bit data loss in a memory circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3718998