Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – By reaction with substrate
Reexamination Certificate
2006-11-28
2006-11-28
Sarkar, Asok Kumar (Department: 2891)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
By reaction with substrate
C257SE21079, C257SE21082, C430S329000
Reexamination Certificate
active
07141513
ABSTRACT:
After ion implantation, thermal ashing is performed using ozone at a pressure of between about 0.01 to about 1000 Torr at below 1000° C. to remove the resist. Since the process includes a substantial amount of ozone, the resist can be completely oxidized, thus leaving no residue or other contaminates to remain on the substrate. Using ozone allows fast resist removal with minimal residue at low temperatures.
REFERENCES:
patent: 4936772 (1990-06-01), Zajac
patent: 5466325 (1995-11-01), Mizuno et al.
patent: 5709754 (1998-01-01), Morinville et al.
patent: 5714011 (1998-02-01), Schneider et al.
patent: 6300239 (2001-10-01), Ono
patent: 0910 188 (1998-03-01), None
patent: 59-56730 (1984-04-01), None
patent: 62-245634 (1987-10-01), None
patent: WO 01/29879 (2001-04-01), None
Chen Tom
MacPherson Kwok & Chen & Heid LLP
Sarkar Asok Kumar
WaferMasters Inc.
LandOfFree
Integrated ashing and implant annealing method using ozone does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated ashing and implant annealing method using ozone, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated ashing and implant annealing method using ozone will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3702735