Logic circuit controlled by a plurality of clock signals

Details Logic circuit controlled by a plurality of clock signals Logic circuit controlled by a plurality of clock signals

1997-08-13

2000-04-04

Tokar, Michael

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

Field-effect transistor

326 93, 326 21, 327295, H03K 19096, H03K 1716

Patent

active

060466073

ABSTRACT:
A semiconductor integrated circuit has an integrally formed logic circuit that is controlled by clock signals. The semiconductor integrated circuit includes a clock signal delay device that generates a plurality of clock signals having phases that are shifted from each other by a small amount with respect to a reference clock signal. The logic circuit is divided into a plurality (N number) of circuit blocks so that each of the circuit blocks is controlled by each of the associated plurality of clock signals to reduce noises. Noises in a CMOS integrated circuit are also reduced by controlled reference clock signals. A CMOS integrated circuit includes at least one CMOS gate with an input terminal being commonly connected to gates of a PMOS transistor and an NMOS transistor, and a latch circuit for transmitting data to the input terminal of the CMOS gate by clock signal control. The CMOS gate is provided with an auxiliary PMOS transistor being inserted at the PMOS transistor side and an auxiliary NMOS transistor being inserted at the NMOS transistor side. A timing control circuit is provided that generates a control clock signal adapted to maintain the auxiliary PMOS transistor and the auxiliary NMOS transistor in an OFF state during a specified period of time during which an electric potential output of the CMOS gate varies.

REFERENCES:
patent: 3619642 (1971-11-01), Dunn
patent: 4259595 (1981-03-01), Omori
patent: 5440250 (1995-08-01), Albert
patent: 5477164 (1995-12-01), Denker
patent: 5521538 (1996-05-01), Dickinson
patent: 5550490 (1996-08-01), Durham et al.
patent: 5565798 (1996-10-01), Durham et al.

Affiliated with

Also associated with

Rating

Logic circuit controlled by a plurality of clock signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic circuit controlled by a plurality of clock signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuit controlled by a plurality of clock signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-369036