Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-10-17
2006-10-17
Kerveros, James C. (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C327S202000
Reexamination Certificate
active
07124339
ABSTRACT:
Each of D flip-flops (FFs)13ato13fconstituting a scan path circuit has a normal operation input circuit to be selected in a normal operation and a test operation input circuit to be selected in a test operation, and a control signal having an intermediate voltage between a supply voltage and a ground voltage is sent from a voltage generating circuit17to the test operation input circuit of each FF in the test operation. In this case, the amount of an output change in data in each FF is smoother than that in the case in which the supply voltage is applied. Consequently, the delay time of the data is increased. The intermediate voltage to be applied to each FF in the test operation is determined based on a feedback signal sent from a test circuit15for checking whether scanned-out data have an error or not.
REFERENCES:
patent: 6073260 (2000-06-01), Kurita
patent: 63-276913 (1988-11-01), None
patent: 07-95016 (1995-04-01), None
patent: 09-83307 (1997-03-01), None
patent: 09-320290 (1997-12-01), None
patent: 09-330349 (1997-12-01), None
patent: 2002-9238 (2002-01-01), None
Miyoshi Akira
Sumita Masaya
LandOfFree
Scan path circuit and semiconductor integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scan path circuit and semiconductor integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scan path circuit and semiconductor integrated circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3688117