Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2006-10-31
2006-10-31
Phung, Anh (Department: 2824)
Static information storage and retrieval
Read/write circuit
Signals
C365S233100
Reexamination Certificate
active
07130226
ABSTRACT:
A clock generating circuit includes a phase comparison circuit that generates a delay control signal corresponding to the relative phases of an output clock signal and a reference clock signal. A voltage controlled delay circuit generates the delayed clock signal by inverting a signal applied to its input and delaying the signal by a delay that is determined by a delay control signal. A selection circuit couples either the reference clock signal or the delayed clock signal to the input of the voltage controlled delay circuit. When the reference clock signal is coupled to the input of the voltage controlled delay circuit, the clock generating circuit functions as a delay-lock loop. When the delayed clock signal is coupled to the input of the voltage controlled delay circuit, the voltage controlled delay circuit operates as a ring oscillator so that the clock generating circuit functions as a phase-lock loop.
REFERENCES:
patent: 4965810 (1990-10-01), Peischl et al.
patent: 5077686 (1991-12-01), Rubinstein
patent: 5233316 (1993-08-01), Yamada et al.
patent: 5574508 (1996-11-01), Diamant
patent: 5675273 (1997-10-01), Masleid
patent: 5757218 (1998-05-01), Blum
patent: 5910740 (1999-06-01), Underwood
patent: 5946244 (1999-08-01), Manning
patent: 5955905 (1999-09-01), Idei et al.
patent: 6069508 (2000-05-01), Takai
patent: 6087868 (2000-07-01), Millar
patent: 6107891 (2000-08-01), Coy
patent: 6150856 (2000-11-01), Morzano
patent: 6194932 (2001-02-01), Takemae et al.
patent: 6239641 (2001-05-01), Lee
patent: 6240042 (2001-05-01), Li
patent: 6304117 (2001-10-01), Yamazaki et al.
patent: 6310822 (2001-10-01), Shen
patent: 6330197 (2001-12-01), Currin et al.
patent: 6340904 (2002-01-01), Manning
patent: 6373307 (2002-04-01), Takai
patent: 6378079 (2002-04-01), Mullarkey
patent: 6404248 (2002-06-01), Yoneda
patent: 6426900 (2002-07-01), Maruyama et al.
patent: 6445231 (2002-09-01), Baker et al.
patent: 6480047 (2002-11-01), Abdel-Maguid et al.
patent: 6484268 (2002-11-01), Tamura et al.
patent: 6490207 (2002-12-01), Manning
patent: 6556488 (2003-04-01), Han
patent: 6556489 (2003-04-01), Gomm et al.
patent: 6621762 (2003-09-01), Roohparvar
patent: 6727740 (2004-04-01), Kirsch
patent: 6728163 (2004-04-01), Gomm et al.
patent: 6759911 (2004-07-01), Gomm et al.
patent: 6803826 (2004-10-01), Gomm et al.
patent: 2002/0167346 (2002-11-01), Yoon et al.
patent: 2002/0176315 (2002-11-01), Graaff
patent: 2002/0180499 (2002-12-01), Kim et al.
Chae, Jeong-Seok et al., “Wide Range Single-Way-Pumping Synchronous Mirror Delay”, IEEE Electronics Letter Online No. 20000711, Feb. 11, 2000, pp. 939-940.
Jang, Seong-Jin et al., A Compact Ring Delay Line for High Speed Synchronous DRAM, IEEE Symposium on VLSI Circuits Digest of Technical Papers, 1998, pp. 60-61.
Kuge, Shigehiro et al., “A 0.18 μm 256Mb DDR-SDRAM with Low-Cost Post-Mold-Tuning Method for DLL Replica”, IEEE International Solid-State Circuits Conference, Feb. 2000, pp. 402-403.
Kuge, Shigehiro et al., “A 0.18 μm 256Mb DDR-SDRAM with Low-Cost Post-Mold-Tuning Method for DLL Replica”, IEEE International Solid-State Circuits, vol. 35, No. 11, Nov. 2000, pp. 1680-1689.
Saeki, Takanori et al., “A 2.5ns Clock Access 250MHz 256Mb SDRAM with a Synchronous Mirror Delay”, IEEE International Solid-State Circuits Conference, Feb. 1996, pp. 374-375.
Takai, Yasuhiro et al., A 250Mb/s/pin 1Gb Double Data Rate SDRAM with a Bi-Directional Delay and an Inter-Bank Shared Redundancy Scheme, 1999.
LandOfFree
Clock generating circuit with multiple modes of operation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock generating circuit with multiple modes of operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock generating circuit with multiple modes of operation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3670595