Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2006-08-15
2006-08-15
Tran, Anh Q. (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S032000, C326S034000
Reexamination Certificate
active
07091744
ABSTRACT:
An input signal provided to an input terminal is terminated by coupling the input terminal to a ground voltage through a pull down transistor if the input signal at the input terminal is at a “high” level and coupling the input terminal to a power voltage through a pull up transistor if the input signal at the input terminal is at a “low” level. Termination circuits are provided including on die termination circuits.
REFERENCES:
patent: 5831467 (1998-11-01), Leung et al.
patent: 5889707 (1999-03-01), Yang
patent: 6411122 (2002-06-01), Mughal et al.
patent: 6686763 (2004-02-01), Yen
patent: 6922076 (2005-07-01), Braceras et al.
Myers Bigel & Sibley & Sajovec
Samsung Electronics Co,. Ltd.
Tran Anh Q.
LandOfFree
Input termination circuits and methods for terminating inputs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Input termination circuits and methods for terminating inputs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input termination circuits and methods for terminating inputs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3635435