Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-04-10
2000-03-07
Fahmy, Wael
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438250, 438252, 438395, 438592, 438657, 438652, H01L 218242, H01L 2120, H01L 214763, H01L 2144
Patent
active
060339500
ABSTRACT:
A new method of fabricating a capacitor and PMOS devices in a mixed-mode product production in which a composite polysilicon top plate electrode is provided which prevents out-diffusion of dopant from the capacitor plate so that there is no auto-doping of the PMOS channel region is described. A layer of gate silicon oxide is provided over the surface of a semiconductor substrate. A first polysilicon layer is deposited overlying the gate silicon oxide layer. The first polysilicon layer and gate oxide layer are etched away where they are not covered by a mask to provide a PMOS gate electrode in a first region of the wafer and a bottom plate electrode for the capacitor in a second region of the wafer. A capacitor dielectric layer is deposited over the surface of the wafer. A composite polysilicon layer is deposited overlying the capacitor dielectric layer wherein the composite polysilcon layer comprises a lower doped polysilcon layer and an upper undoped polysilicon layer. The composite polysilicon layer and capacitor dielectric layer are etched away where they are not covered by a mask to leave the capacitor dielectric layer and the composite polysilicon layer overlying the bottom plate electrode wherein the composite polysilicon layer forms the top plate electrode of the capacitor. The upper undoped polysilicon layer prevents out-diffusion from the lower doped polysilicon layer during thermal cycles thus preventing auto-doping.
REFERENCES:
patent: 4894349 (1990-01-01), Saito et al.
patent: 4925809 (1990-05-01), Yoshiharu et al.
patent: 4997775 (1991-03-01), Cook et al.
patent: 5070382 (1991-12-01), Cambou
patent: 5461002 (1995-10-01), Safir
patent: 5492868 (1996-02-01), Lin et al.
patent: 5646061 (1997-07-01), Wang et al.
patent: 5837582 (1998-11-01), Su
patent: 5872045 (1999-02-01), Lou et al.
patent: 5913119 (1999-06-01), Lin et al.
Chen Chien-Feng
Chiou Shyh-Perng
Ackerman Stephen B.
Berezny Neal
Fahmy Wael
Pike Rosemary L.S.
Saile George O.
LandOfFree
Dual layer poly deposition to prevent auto-doping in mixed-mode does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual layer poly deposition to prevent auto-doping in mixed-mode , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual layer poly deposition to prevent auto-doping in mixed-mode will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-362358