Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-10-17
2006-10-17
Britt, Cynthia (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C257S048000
Reexamination Certificate
active
07124341
ABSTRACT:
Special test circuitry in an IC for wafer level testing selectively connects the specialized test circuitry to the functional circuitry during wafer test. Following wafer test the special test circuitry is electrically isolated from the functional circuitry and power supplies such that it does not load functional circuit signals nor consume power.
REFERENCES:
patent: 5578935 (1996-11-01), Burns
patent: 5592496 (1997-01-01), Shimizu et al.
patent: 5956567 (1999-09-01), Tomita
patent: 6549480 (2003-04-01), Hosogane et al.
patent: 6590225 (2003-07-01), Whetsel et al.
patent: 10125747 (1998-05-01), None
“High-Speed Measuring System for Testing Mixed-Signal-LSlperformance and its Application to Digital-Noise Measurement” by Tsukada et al. IMTC Conference INSPEC Accession No. 4829534.
“Critical Parameters for High-Performance Dynamic Response Measurements” by Murray et al. International Test Conference Proceedings Publication Date: Sep. 10-14, 1990, pp. 462-471 INSPEC Accession No. 3976212.
Antley Richard L.
Whetsel Lee D.
Bassuk Lawrence J.
Brady W. James
Britt Cynthia
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Integrated circuit having electrically isolatable test... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit having electrically isolatable test..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having electrically isolatable test... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3618648