Memory systems and methods

Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S189040, C365S154000

Reexamination Certificate

active

07116585

ABSTRACT:
Systems and methods are disclosed for memory, including techniques for reading and writing to memory. For example, in accordance with an embodiment of the present invention, a method of implementing a read and a write operation (e.g., a read before write operation) is disclosed for a memory, such as for example for a single port or a multiport memory, with the write operation beginning prior to the completion of the read operation.

REFERENCES:
patent: 6028812 (2000-02-01), Tanaka
patent: 6072738 (2000-06-01), Brown
patent: 6295238 (2001-09-01), Tanizaki et al.
patent: 6549452 (2003-04-01), Park
patent: 2003/0058688 (2003-03-01), Nguyen
McLaury et al., U.S. Appl. No. 10/243,014, filed Sep. 13, 2002 (pp. 1-49, FIG. pp. 1-16).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory systems and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory systems and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory systems and methods will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3618158

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.