Memory circuitry with plurality of capacitors received...

Details Memory circuitry with plurality of capacitors received... Memory circuitry with plurality of capacitors received...

2006-09-12

2006-09-12

Whitehead, Jr., Carl (Department: 2813)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S260000, C257S261000, C257S300000, C257S303000, C257S306000, C257S307000, C257S308000, C257S068000, C257S071000, C257S277000

Reexamination Certificate

active

07105884

ABSTRACT:
A method of forming memory circuitry having a memory array having a plurality of memory capacitors and having peripheral memory circuitry operatively configured to write to and read from the memory array, includes forming a dielectric well forming layer over a semiconductor substrate. A portion of the well forming layer is removed effective to form at least one well within the well forming layer. An array of memory cell capacitors is formed within the well. The peripheral memory circuitry is formed laterally outward of the well forming layer memory array well. In one implementation, memory circuitry includes a semiconductor substrate. A plurality of word lines is received over the semiconductor substrate. An insulative layer is received over the word lines and the substrate. The insulative layer has at least one well formed therein. The well has a base received over the word lines. The well peripherally defines an outline of a memory array area. Area peripheral to the well includes memory peripheral circuitry area. A plurality of memory cell storage capacitors is received within the well over the word lines. Peripheral circuitry is received within the peripheral circuitry area and is operatively configured to write to and read from the memory array.

REFERENCES:
patent: 4987099 (1991-01-01), Flanner
patent: 4996627 (1991-02-01), Zias et al.
patent: 5023683 (1991-06-01), Yamada
patent: 5032882 (1991-07-01), Okumura et al.
patent: 5061650 (1991-10-01), Dennison et al.
patent: 5084405 (1992-01-01), Fazan et al.
patent: 5084414 (1992-01-01), Manley et al.
patent: 5087591 (1992-02-01), Teng
patent: 5120679 (1992-06-01), Boardman et al.
patent: 5126280 (1992-06-01), Chan et al.
patent: 5138412 (1992-08-01), Hieda et al.
patent: 5150276 (1992-09-01), Gonzalez et al.
patent: 5168073 (1992-12-01), Gonzalez et al.
patent: 5206183 (1993-04-01), Dennison
patent: 5250457 (1993-10-01), Dennison
patent: 5340763 (1994-08-01), Dennison
patent: 5714779 (1998-02-01), Auer et al.
patent: 5763304 (1998-06-01), Tseng
patent: 5770499 (1998-06-01), Kwok et al.
patent: 5780338 (1998-07-01), Jeng et al.
patent: 5821139 (1998-10-01), Tseng
patent: 5990021 (1999-11-01), Prall et al.
patent: 5998257 (1999-12-01), Lane et al.
patent: 6030879 (2000-02-01), Huang et al.
patent: 6049101 (2000-04-01), Graettinger et al.
patent: 6054394 (2000-04-01), Wang
patent: 6057206 (2000-05-01), Nguyen et al.
patent: 6077738 (2000-06-01), Lee et al.
patent: 6087261 (2000-07-01), Nishikawa et al.
patent: 6130126 (2000-10-01), Iwakiri
patent: 6159818 (2000-12-01), Durcan et al.
patent: 6200898 (2001-03-01), Tu
patent: 6232168 (2001-05-01), Coursey
patent: 6232240 (2001-05-01), Tung
patent: 6258729 (2001-07-01), DeBoer et al.
patent: 6376304 (2002-04-01), Matsuoka et al.
patent: 6376380 (2002-04-01), Tang et al.
patent: 6395600 (2002-05-01), Durcan et al.
patent: 6426243 (2002-07-01), Coursey
patent: 6462369 (2002-10-01), Matsufusa
patent: 6734479 (2004-05-01), Ogishima et al.
patent: 6965139 (2005-11-01), Ohno
patent: 2002/0003246 (2002-01-01), Takeuchi et al.
patent: 42 20 497 (1992-06-01), None
patent: 43 16 503 (1993-05-01), None
patent: 2-275665 (1990-11-01), None
patent: 3-174765 (1991-07-01), None
patent: 2528608 (1996-08-01), None
IBM Corp., “Stacked Capacitor DRAM Cell With Vertical Fins (VF-STC)”,33IBM Technical Disclosure Bulletin, No.2,pp. 245-247 (Jul. 1990).
IBM Corp.,, “Stacked Capacitor DRAM Cell With Vertical Fins (VF-STC)”,33IBM Technical Disclosure Bulletin, No.2,pp. 245-247 (Jul. 1990).
IBM Corp.,Stacked Capacitor DRAM Cell With Vertical Fins(VF-STC), 33 IBM Technical Disclosure Bulletin, No. 2, pp. 245-247 (Jul. 1990).
Toru Kaga et al.,Crown-Shaped Stacked-Capacitor Cell for 1.5-V Operation 64-Mb DRAM's, 38 IEEE Transactions on Electron Devices, No. 2, pp. 255-260 (Feb. 1991).
K. Ueno et al.,A Quarter-Micron Planarized Interconnection Technology With Self-Aligned Plug, IEEE, pp. 305-308 (1992).
Y. Kawamoto et al., “A 1.28 symbols μm2Bit-Line Shielded Memory Cell Technology for 64Mb DRAMs”,Central Research Laboratory, CH2874-6/90/0000-0013, 1990 Symposium on VLSI Technology, 1990 IEEE.
E. Fujii, et al., “ULSI DRAM Technology with Ba0.7Sr0.3TiO3Film of 1.3nm Equivalent SiO2Thickness and 10-9A/cm2Leakage Current” IEEE 1992, IEDM 92-267—270.

Affiliated with

Also associated with

Rating

Memory circuitry with plurality of capacitors received... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory circuitry with plurality of capacitors received..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory circuitry with plurality of capacitors received... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3617596