Method of designing semiconductor integrated circuit...

Details Method of designing semiconductor integrated circuit... Method of designing semiconductor integrated circuit...

2006-03-21

2006-03-21

Do, Thuan (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07017135

ABSTRACT:
A method of designing a semiconductor integrated circuit includes steps of selecting a pair of scan registers to be connected as a scan chain and calculating a beeline distance on hardware from each output terminal of the scan register at the front stage to a scan data input terminal of the scan register at the rear stage. The method further includes steps of selecting the output terminal of the scan register at the front stage having a minimum beeline distance on the basis of the above calculation; determining to connect the selected output terminal with the scan data input terminal of the scan register at the rear stage; and forming the scan chain by connecting each pair of scan registers by using the output terminal determined in the previous step.

REFERENCES:
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4860290 (1989-08-01), Daniels et al.
patent: 5043986 (1991-08-01), Agrawal et al.
patent: 5299136 (1994-03-01), Babakanian et al.
patent: 5461573 (1995-10-01), Chakradhar et al.
patent: 5513118 (1996-04-01), Dey et al.
patent: 5550749 (1996-08-01), Dey et al.
patent: 5602855 (1997-02-01), Whetsel, Jr.
patent: 5631911 (1997-05-01), Whetsel, Jr.
patent: 5684721 (1997-11-01), Swoboda et al.
patent: 5761215 (1998-06-01), McCarthy et al.
patent: 5852364 (1998-12-01), Whetsel
patent: 5884023 (1999-03-01), Swoboda et al.
patent: 5987635 (1999-11-01), Kishi et al.
patent: 7-271845 (1995-10-01), None
patent: 8-87538 (1996-02-01), None
“Partial Scan at the Register-Transfer Level”, by Steenoma et al., IEEE 1993, pp. 488-497.

Affiliated with

Also associated with

Rating

Method of designing semiconductor integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of designing semiconductor integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of designing semiconductor integrated circuit... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3606611