Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-05-09
2006-05-09
Lee, Hsien-Ming (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S296000, C438S424000, C438S431000, C438S435000
Reexamination Certificate
active
07041547
ABSTRACT:
In one aspect, the invention encompasses a method of forming a polished material. A substrate is provided and an elevational step is provided relative to the substrate. The elevational step has an uppermost surface. A material is formed beside the elevational step. The material extends to above the elevational step uppermost surface and has lower and upper layers. The lower layer polishes at slower rate than the upper layer under common polishing conditions. The lower layer joins the upper layer at an interface. The material is polished down to about the elevational level of the elevational step uppermost surface utilizing the common polishing conditions. In another aspect, the invention encompasses a method of forming an isolation region. A substrate is provided. The substrate has an opening extending therein and a surface proximate the opening. A material is formed within the opening. The material extends to above the substrate surface, and comprises a lower layer and an upper layer. The lower layer is more dense than the upper layer, and joins the upper layer at an interface that extends to at or below an elevational level of the substrate surface. The material is polished at least down to about the elevational level of the substrate surface.
REFERENCES:
patent: 4656497 (1987-04-01), Rogers et al.
patent: 4769340 (1988-09-01), Chang et al.
patent: 5387539 (1995-02-01), Yang et al.
patent: 5435888 (1995-07-01), Kalnitsky et al.
patent: 5459096 (1995-10-01), Venkatesan et al.
patent: 5665202 (1997-09-01), Subramanian et al.
patent: 5728621 (1998-03-01), Zheng et al.
patent: 5735335 (1998-04-01), Gilmore et al.
patent: 5759913 (1998-06-01), Fulford, Jr. et al.
patent: 5817567 (1998-10-01), Jang et al.
patent: 5834358 (1998-11-01), Pan et al.
patent: 5872045 (1999-02-01), Lou et al.
patent: 5904539 (1999-05-01), Hause et al.
patent: 5915190 (1999-06-01), Pirkle
patent: 5920792 (1999-07-01), Lin
patent: 5923993 (1999-07-01), Sahota
patent: 5930646 (1999-07-01), Gerung et al.
patent: 6048775 (2000-04-01), Yao et al.
patent: 6214699 (2001-04-01), Joyner
patent: 6274498 (2001-08-01), Moore et al.
patent: 6528389 (2003-03-01), Allman et al.
S. Wolf, Silicon Processing for the VLSI Era, vol. 2—Process Integration (Published by Lattice Press, Copyright 1990) (pp. 229-232).
Batra Shubneesh
Sandhu Gurtej S.
Lee Hsien-Ming
Micro)n Technology, Inc.
Wells St. John P.S.
LandOfFree
Methods of forming polished material and methods of forming... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming polished material and methods of forming..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming polished material and methods of forming... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3591799