Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-01-03
2006-01-03
Schillinger, Laura M (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S393000, C438S638000
Reexamination Certificate
active
06982200
ABSTRACT:
Disclosed is a method of manufacturing a semiconductor device which has reliable buried interconnects (wirings) and a reliable MIM capacitor. An interconnect and a capacitor bottom electrode are formed inside a hole made in six insulation films. Then a barrier insulation film is formed on the uppermost film (of the above six insulation films) including the interconnect and the top face of the bottom electrode. After two insulation films are formed above the barrier insulation film, a hole is made in the two insulation films and a capacitor top electrode is buried in that hole. The barrier insulation film also functions as a capacity insulation film for the capacitor. Then, after three other insulation films are formed on the upper film (of the above two insulation films) including the top face of the top electrode, a hole is made in the barrier insulation film, the two insulation films, and the three other insulation films, and another interconnect is buried in that hole.
REFERENCES:
patent: 5436062 (1995-07-01), Schmidt et al.
patent: 6080664 (2000-06-01), Huang et al.
patent: 6130449 (2000-10-01), Matsuoka et al.
patent: 6184081 (2001-02-01), Jeng et al.
patent: 6479341 (2002-11-01), Lu
patent: 6603167 (2003-08-01), Hsue et al.
patent: 6630705 (2003-10-01), Maeda et al.
patent: 6649955 (2003-11-01), Lee
patent: 6709918 (2004-03-01), Ng et al.
patent: 6713847 (2004-03-01), Kobori
patent: 2001/0020713 (2001-09-01), Yoshitomi et al.
patent: 2002/0179955 (2002-12-01), Miromoto et al.
patent: 2002-9248 (2000-06-01), None
patent: 2001-237375 (2000-12-01), None
patent: 2003-51501 (2001-09-01), None
Fujiwara Tsuyoshi
Imai Toshinori
Noguchi Junji
A. Marquez, Esq. Juan Carlos
Fisher Esq. Stanley P.
Reed Smith LLP
Renesas Technology Corporation
Schillinger Laura M
LandOfFree
Semiconductor device manufacturing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device manufacturing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device manufacturing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3545254