Methods of forming a transistor gate

Details Methods of forming a transistor gate Methods of forming a transistor gate

2006-09-12

2006-09-12

Mulpuri, Savitri (Department: 2812)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S563000, C257SE21193, C257SE21194

Reexamination Certificate

active

07105411

ABSTRACT:
A method of forming a transistor gate includes forming a gate oxide layer over a semiconductive substrate. Chlorine is provided within the gate oxide layer. A gate is formed proximate the gate oxide layer. In another method, a gate and a gate oxide layer are formed in overlapping relation, with the gate having opposing edges and a center therebetween. At least one of chlorine or fluorine is concentrated in the gate oxide layer within the overlap more proximate at least one of the gate edges than the center. Preferably, the central region is substantially undoped with fluorine and chlorine. The chlorine and/or fluorine can be provided by forming sidewall spacers proximate the opposing lateral edges of the gate, with the sidewall spacers comprising at least one of chlorine or fluorine. The spacers are annealed at a temperature and for a time effective to diffuse the fluorine or chlorine into the gate oxide layer to beneath the gate. Transistors and transistor gates fabricated according to the above and other methods are disclosed. Further, a transistor includes a semiconductive material and a transistor gate having gate oxide positioned therebetween. A source is formed laterally proximate one of the gate edges and a drain is formed laterally proximate the other of the gate edges. First insulative spacers are formed proximate the gate edges, with the first insulative spacers being doped with at least one of chlorine or fluorine. Second insulative spacers formed over the first insulative spacers.

REFERENCES:
patent: 3933530 (1976-01-01), Mueller et al.
patent: 4949136 (1990-08-01), Jain
patent: 5225355 (1993-07-01), Sugino et al.
patent: 5243212 (1993-09-01), Williams
patent: 5369297 (1994-11-01), Kusunoki et al.
patent: 5382533 (1995-01-01), Ahmad et al.
patent: 5506178 (1996-04-01), Suzuki et al.
patent: 5516707 (1996-05-01), Loh et al.
patent: 5554871 (1996-09-01), Yamashita et al.
patent: 5571734 (1996-11-01), Tseng et al.
patent: 5599726 (1997-02-01), Pan
patent: 5672525 (1997-09-01), Pan
patent: 5672544 (1997-09-01), Pan
patent: 5705409 (1998-01-01), Witek
patent: 5710450 (1998-01-01), Chau et al.
patent: 5714788 (1998-02-01), Ngaoaram
patent: 5716875 (1998-02-01), Jones, Jr. et al.
patent: 5721170 (1998-02-01), Bergemont
patent: 5726479 (1998-03-01), Matsumoto et al.
patent: 5750435 (1998-05-01), Pan
patent: 5763312 (1998-06-01), Jeng et al.
patent: 5807771 (1998-09-01), Vu et al.
patent: 5814863 (1998-09-01), Pan
patent: 5831319 (1998-11-01), Pan
patent: 5840610 (1998-11-01), Gilmer et al.
patent: 5851890 (1998-12-01), Tsai et al.
patent: 5923949 (1999-07-01), Gardner et al.
patent: 5966623 (1999-10-01), Khosla et al.
patent: 6004852 (1999-12-01), Yeh et al.
patent: 6087239 (2000-07-01), Juengling
patent: 4229574 (1992-09-01), None
patent: 42 29 574 A 1 (1993-03-01), None
patent: 01272161 (1989-10-01), None
patent: 02173611 (1990-06-01), None
patent: 4062974 (1992-02-01), None
patent: 04062974 (1992-02-01), None
patent: HEI 5-102067 (1993-04-01), None
patent: 5251463 (1993-09-01), None
patent: 8051108 (1996-02-01), None
patent: 8139315 (1996-05-01), None
patent: 8181309 (1996-07-01), None
patent: 8213605 (1996-08-01), None
patent: 9074199 (1997-03-01), None
patent: 9252117 (1997-09-01), None
Improvement of Si02/Si Interface Properties by Fluorine Implantation, K. Ohyu, Y. Nishioka, Y. Ohji, and N. Natsuaki, International Conference on Solid State Devices and Materials, 1988, pp. 607-608.
The Effect of Fluorine on Gate Dielectric Properites, P.J. Wright, M. Wong and K.C. Saraswat, IEEE 1987, pp. 574-577.
Microchip Fabrication, 3rd Edition, by Peter Van Zant, Chapter 11, “Doping,” pp. 311-349.
Wolf, Ph.D., Stanley, “Silicon Processing for the VLSI Era—vol. 2: Integration,” © 1990 Lattice Press, pp. 212-213.

Affiliated with

Also associated with

Rating

Methods of forming a transistor gate does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of forming a transistor gate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming a transistor gate will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3542538