Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-09-12
2006-09-12
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07107557
ABSTRACT:
In a circuit simulation step, a cell transistor level net list is input, the slew of an input signal waveform and the magnitude of a load capacitance connected to a cell output terminal are varied for each cell, to perform a circuit simulation of each cell for obtaining an output signal waveform. Next, in a dependence table generation step, the dependence of the output signal waveform slew upon the input slew rate and the load capacitance is calculated for each cell, the dependence thus calculated is compared with a predetermined threshold level, and according to the dependence level, a delay calculation expression with consideration taken to the delay of signal propagation between the cell input and output terminals and another without such consideration are selectively used. Accordingly, the delay times of the cells forming a semiconductor integrated circuit can be calculated at high accuracy and at high processing speed.
REFERENCES:
patent: 6028995 (2000-02-01), Jetton et al.
patent: 6047247 (2000-04-01), Iwanishi et al.
patent: 6182269 (2001-01-01), Laubhan
patent: 6249901 (2001-06-01), Yuan et al.
patent: 6301689 (2001-10-01), Darden
patent: 6397170 (2002-05-01), Dean et al.
patent: 6498515 (2002-12-01), Kawakami et al.
patent: 6629299 (2003-09-01), Iwanishi
“Method of Estimating Gate Delay for High-frequency CMOS Circuits Using Laplace Transform Solution”, I. Kono et al., DA Symposium '97, Jul. 1997, pp. 185-190.
LandOfFree
Method for calculation of cell delay time and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for calculation of cell delay time and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for calculation of cell delay time and method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3528739