Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-08-16
2005-08-16
Picardat, Kevin M. (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S232000, C438S300000, C438S306000
Reexamination Certificate
active
06929995
ABSTRACT:
A polysilicon layer and a first patterned photoresist layer are formed on a substrate. An ultraviolet curing process is performed to cure the first patterned photoresist layer. Then, a gate structure is formed by using the first patterned photoresist layer as a hard mask. A second patterned photoresist layer is formed on the substrate. The second patterned photoresist layer, the cured remaining first patterned photoresist layer and the gate form two openings alongside the gate structure. Finally, via the openings, two consecutive ion implantation processes are performed to form a double diffuse drain (DDD) structure.
REFERENCES:
patent: 5516717 (1996-05-01), Hsu
patent: 5770880 (1998-06-01), Woodbury et al.
patent: 5920774 (1999-07-01), Wu
patent: 6277694 (2001-08-01), Wu
patent: 6297108 (2001-10-01), Chu
patent: 6333234 (2001-12-01), Liu
patent: 6392274 (2002-05-01), Tung
patent: 6835624 (2004-12-01), Pong et al.
LandOfFree
Method of forming high voltage metal oxide semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming high voltage metal oxide semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming high voltage metal oxide semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3514914