Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-11-15
2005-11-15
Weiss, Howard (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257S316000, C257S369000, C257S330000
Reexamination Certificate
active
06964896
ABSTRACT:
The invention includes a method of forming semiconductor circuitry wherein a first semiconductor structure comprising a first monocrystalline semiconductor substrate is bonded to a second semiconductor structure comprising a second monocrystalline semiconductor substrate. The first semiconductor substrate has a semiconductive material projection extending therefrom, and the second semiconductor substrate has an electrically conductive interconnect extending therethrough. The interconnect electrically connects with the semiconductive material projection, and comprises a different dopant type than the semiconductor material projection. The invention also includes a method of bonding a first monocrystalline semiconductor substrate construction to a second monocrystalline semiconductor substrate construction, wherein the first construction is doped to a first dopant type, and the second construction is doped to a second dopant type different from the first dopant type. The invention further includes methods of forming semiconductor logic circuitry, and includes semiconductor constructions, such as, for example, semiconductor logic circuitry constructions.
REFERENCES:
patent: 5374581 (1994-12-01), Ichikawa et al.
patent: 5953622 (1999-09-01), Lee et al.
patent: 6034894 (2000-03-01), Maruyama et al.
patent: 6187624 (2001-02-01), Huang
patent: 6245661 (2001-06-01), Matsumoto et al.
patent: 6251754 (2001-06-01), Ohshima et al.
patent: 6255160 (2001-07-01), Huang
patent: 6259118 (2001-07-01), Kadosh et al.
patent: 6423992 (2002-07-01), Fukuda et al.
patent: 6429070 (2002-08-01), Gonzalez et al.
patent: 6437369 (2002-08-01), Tang
patent: 6462817 (2002-10-01), Strocchia-Rivera
patent: 6617632 (2003-09-01), Taniguchi et al.
patent: 6635552 (2003-10-01), Gonzalez
patent: 6638834 (2003-10-01), Gonzalez
patent: 6645846 (2003-11-01), Drynan et al.
patent: 6734062 (2004-05-01), Gonzalez et al.
patent: 6740583 (2004-05-01), Juengling
patent: 6882010 (2005-04-01), Bhattacharyya
patent: 0056186 (1982-07-01), None
Micro)n Technology, Inc.
Trinh (Vikki) Hoa B.
Weiss Howard
Wells St. John P.S.
LandOfFree
Methods of forming semiconductor logic circuitry, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming semiconductor logic circuitry, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming semiconductor logic circuitry, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3492344