Identifying faulty programmable interconnect resources of...

Details Identifying faulty programmable interconnect resources of... Identifying faulty programmable interconnect resources of...

2005-11-15

2005-11-15

Ton, David (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S733000, C714S738000

Reexamination Certificate

active

06966020

ABSTRACT:
A method of identifying faulty programmable interconnect resources of a field programmable gate array (FPGA) may be carried out during manufacturing testing and/or during normal on-line operation. The FPGA resources are configured into a working area and a self-testing area. The working area maintains normal operation of the FPGA throughout on-line testing. Within the self-testing area, programmable interconnect resources of the FPGA are grouped and comparatively tested for faults. Upon the detection of one or more faults within a group of programmable interconnect resources, the group of resources is subdivided for further comparative testing in order to minimize a region of the group of resources including the fault for each fault. Once the region of the group of resources which includes the fault is minimized, the wires within the minimized region are comparatively tested in order to determine which wire includes the faulty resource or resources. Once the wire which includes the faulty resource is determined, a variety of testing configurations may be utilized to identify the faulty resource within the wire.

REFERENCES:
patent: 5790771 (1998-08-01), Culbertson et al.
patent: 5887002 (1999-03-01), Cooke et al.
patent: 6202182 (2001-03-01), Abramovici et al.
patent: 6550030 (2003-04-01), Abramovici et al.
patent: 6574761 (2003-06-01), Abramovici et al.
patent: 6631487 (2003-10-01), Abramovici et al.
C. Stroud, S. Wijesuriya, C. Hamilton, And M. Abramovici, “Built-In Self-Test of FPGA Interconnect,” Proc. Intn'l. Test Conf., pp. 404-411, 1998.
I. Harris and R. Tessier, “Interconnect Testing in Cluster-Based FPGA Architectures”, Proc. AMC/IEEE Design Automation Conf., 2000.
I. Harris and R. Tessier, “Diagnosis of Interconnect Faults in Cluster-Based FPGA Architectures”, Proc. IEEE Intn'l Conf. on Computer Aided Design, 2000.
M. Abramovici, et al., “Using Roving STARs for On-Line Testing and Diagnosis of FPGAs in Fault-Tolerant Applications,” Proc. IEEE Intn'l. Test Conf., pp. 973-982, 1999.
M. Abramovici, et al., “Improving On-Line BIST-Based Diagnosis for Roving STARs,” Proc. IEEE Intn'l On-Line Testing Workshop, 2000.
K. Roy and S. Nag, “On Routability for FPGAs Under Faulty Conditions,” IEEE Trans on Computers, vol. 44, pp. 1296-1305, 1995.
A. Steininger and Scherrer, “On the Necessity of On-Line BIST in Safety Critical Applications,” Proc. 29th Fault-Tolerant Computing Symp, pp. 208-215, 1999.
M. Renovell, J. Portal, J. Figueras, and Y. Zorian, “Testing the Interconnect of RAM-Based FPGA,” Proc. IEEE Design & Test of Computers, vol. 15, No. 1, pp. 45-50, 1998.
S. Dutt and F. Hancheck, “REMOD: A New Methodology for Designing Fault-Tolerant Arithmetic Circuits,” IEEE Trans. on VLSI Systems, vol. 5, pp. 34-56, 1997.
S. Dutt, et al., “Efficient Incremental Rerouting for Fault Reconfiguration in Field Programmable Gate Arrays,” ACM/IEEE Intn'l Conf. on Computer Aided Design, 1999.
J. Emmert and D. Bhatia, “Reconfiguring FPGA Mapped Designs with Applications to Fault Tolerance and Reconfigurable Computing”, Lecture Notes on Comp. Sci., vol. 1304, pp. 141-150, 1997.
J. Emmert and D. Bhatia, “A Fault Tolerant Technique for FPGAs”, Journal of Electronic Testing, vol. 16, pp. 591-606, 2000.
F. Hanchek and S. Dutt, “Methodologies for Tolerating Logic and Interconnect Faults in FPGAs,” IEEE Trans. on Computers, pp. 15-33, 1998.
J. Lach, et al., “Low Overhead Fault-Tolerant FPGA Systems,” IEEE Trans. on VLSI Systems, vol. 6, No. 2, pp. 212-221, 1998.
J. Lach, et al., “Algorithms for Efficient Runtime Fault Recovery on Diverse FPGA Architectures,” Proc. Intn'l. Symp. on Defect and Fault Tolerance In VLSI Systems, 1999.
N. Mahapatra and S. Dutt, “Efficient Network Flow Based Technique for Dynamic Fault Reconfiguration in FPGAs”, Proc. Fault Tolerant Computing Symp., pp. 122-129, 1999.
C. Zeng, N. Saxena and E. McCluskey, “Finite State Machine Synthesis With Concurrent Error Detection”, Proc. IEEE Int'l. Test Conf., 1999, pp. 672-6789.
F. Lombardi, D.Ashen, X. Chen, and W.K. Huang, “Diagnosing Programmable Interconnect Systems for FPGAs,” Proc. ACM/SIGDA Intn'l. Symp. on FPGAs, pp. 100-106, 1996.
J. Emmert and D. Bhatia, “Incremental Routing in FPGAs”, Proc. IEEE Int'l. ASIC Conf., pp. 302-305, 1998.

Affiliated with

Also associated with

Rating

Identifying faulty programmable interconnect resources of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Identifying faulty programmable interconnect resources of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Identifying faulty programmable interconnect resources of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3476942