Scan interface

Details Scan interface Scan interface

2005-08-02

2005-08-02

Lamarre, Guy J. (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

Reexamination Certificate

active

06925590

ABSTRACT:
A scan interface for an integrated circuit includes a scan clock and a scan mode signal. The scan mode signal is indicative of whether or not scan is active, and may be used by dedicated scan circuitry in integrated circuit. Such circuitry may be inactive if the scan mode indicates that scan is inactive, and active if the scan mode indicates that scan is active. For example, the scan circuitry may not toggle is scan is inactive. The scan circuitry may present a reduced load to functional circuitry if scan is inactive. In some embodiments, static and dynamic scan circuits are included for use with static and dynamic logic circuits, respectively.

REFERENCES:
patent: 4061933 (1977-12-01), Schroeder et al.
patent: 5459736 (1995-10-01), Nakamura
patent: 5689517 (1997-11-01), Ruparel
patent: 5748015 (1998-05-01), Tam
patent: 5815725 (1998-09-01), Feierbach
patent: 5831462 (1998-11-01), Witt et al.
patent: 5838179 (1998-11-01), Schmidt
patent: 5870411 (1999-02-01), Durham et al.
patent: 6057711 (2000-05-01), Sessions
patent: 6223282 (2001-04-01), Kang
patent: 6247134 (2001-06-01), Sproch et al.
patent: 6272667 (2001-08-01), Minami et al.
patent: 6297670 (2001-10-01), Chao et al.
patent: 6318911 (2001-11-01), Kitahara
patent: 6411152 (2002-06-01), Dobberpuhl
patent: 6429689 (2002-08-01), Allen et al.
patent: 6535036 (2003-03-01), Dobberpuhl
patent: 6636996 (2003-10-01), Nowka
Stephany, et al., “FP 15.5: A 200MHz 32b 0.5W CMOS RISC Microprocessor,” Digital Semiconductor, Austin, TX, IEEE, 1998, pp. 15.5-1 to 15.5-9.
Santhanam, et al., “SA 18.6: A Low-Cost 300MHz RISC CPU with Attached Media Processor,” Digital Equipment Corp., Palo Alto, CA, IEEE, 1998, pp. 18.6-1 to 18.6-9.
Montanaro, et al., “A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor,” IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, 12 pages.
Weiss, et al., “The On-Chip 3MB Subarray Based 3rdLevel Cache on an Itanium Microprocessor,” IEEE, ISSCC 2002, Session 6, 3 pages.
Josephson, et al., “Test Methodology for the McKinley Processor,” IEEE, ITC International Test Conference, Paper 21.1., 2001, pp. 578-585.
Santhanam, et al., Presentation for: “A 1GHz Power Efficient Single Chip Multiprocessor System For Broadband Networking Applications,” Broadcom Corporation, Jun. 14, 2001, 19 pages.
Santanam, et al. “A 1GHz Power Efficient Single Chip Multiprocessor System For Broadband Networking Applications,” Broadcom Corporation, Jun. 14, 2001, 4 pages.

Affiliated with

Also associated with

Rating

Scan interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scan interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scan interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3466248