Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-10-04
2005-10-04
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S706000, C438S719000, C438S723000, C438S729000, C438S743000, C257S510000
Reexamination Certificate
active
06951786
ABSTRACT:
The invention encompasses methods of forming silicide interconnects over silicon comprising substrates. In one implementation, a first layer comprising a metal and a non-metal impurity is formed over a region of a silicon comprising substrate where a silicide interconnection is desired. An elemental metal comprising second layer is formed over the first layer. The substrate is annealed to cause a reaction between at least the elemental metal of the second layer and silicon of the substrate region to form a silicide of the elemental metal of the second layer. In another considered aspect, a method of forming a silicide interconnect over a silicon comprising substrate includes providing a buffering layer to silicon diffusion between a refractory metal comprising layer and a silicon containing region of a substrate. The substrate is annealed under conditions effective to diffuse at least some of at least one of the refractory metal and the silicon through the buffering layer to form a silicide of the refractory metal, with the buffering layer during the annealing reducing silicon consumption from the region over that which would otherwise occur under the same annealing conditions were the buffering layer not present. The invention also encompasses a method of forming a stack of refractory metal nitride over refractory metal silicide over silicon includes providing a silicon comprising substrate.
REFERENCES:
patent: 4746219 (1988-05-01), Holloway et al.
patent: 4863559 (1989-09-01), Douglas
patent: 4994402 (1991-02-01), Chiu
patent: 5032233 (1991-07-01), Yu et al.
patent: 5043300 (1991-08-01), Nulman
patent: 5084406 (1992-01-01), Rhodes et al.
patent: 5094977 (1992-03-01), Yu et al.
patent: 5147819 (1992-09-01), Yu et al.
patent: 5187122 (1993-02-01), Bonis
patent: 5196360 (1993-03-01), Doan et al.
patent: 5236865 (1993-08-01), Sandhu et al.
patent: 5278098 (1994-01-01), Wei et al.
patent: 5296404 (1994-03-01), Akahori et al.
patent: 5326404 (1994-07-01), Sato
patent: 5341016 (1994-08-01), Prall et al.
patent: 5378641 (1995-01-01), Cheffings
patent: 5391520 (1995-02-01), Chen et al.
patent: 5480814 (1996-01-01), Wuu et al.
patent: 5481129 (1996-01-01), DeJong et al.
patent: 5589417 (1996-12-01), Jeng
patent: 5593511 (1997-01-01), Foster et al.
patent: 5627102 (1997-05-01), Shinriki et al.
patent: 5654235 (1997-08-01), Matsumoto et al.
patent: 5683930 (1997-11-01), Batra et al.
patent: 5756394 (1998-05-01), Manning
patent: 5766997 (1998-06-01), Takeuchi
patent: 5776831 (1998-07-01), Padmanabhan et al.
patent: 5783478 (1998-07-01), Chau et al.
patent: 5925225 (1999-07-01), Ngan et al.
patent: 5985759 (1999-11-01), Kim et al.
patent: 6074921 (2000-06-01), Lin
patent: 6080665 (2000-06-01), Chen et al.
patent: 6100185 (2000-08-01), Hu
patent: 6117761 (2000-09-01), Manning
patent: 6156647 (2000-12-01), Hogan
patent: 6313650 (2001-11-01), Akram et al.
patent: 6444586 (2002-09-01), Ko
patent: 0 631 309 (1994-12-01), None
patent: 0 631 309 (1993-06-01), None
patent: 6-10673 (1994-01-01), None
Byun et al.,Epitaxial C49-TiSi2Formation on(100) Si Substrate Using Tinxand its Electrical Characteristics as a Shallow Contact Metalization. 143 J. Electrochem. Soc., No. 6, pp. 1984-1991 (Jun. 1995).
Byun et al.,Epitaxial TiSi2Growth on Si(100)From Reactive Sputtered TiNxand Subsequent Annealing, 355 Mat. Res. Soc. Symp. Proc. 465-470 (1995).
Byun et al.,Formation of a large grain sized TiN layer using Tinxthe epitaxial continuity at the Al/TiN interface, and its electromigration endurance in . . ., 78 J. Appl. Phys. (3) 1719-1724 (Aug. 1995).
Byun et al.,TiN/TiSi2Formation Using TinxLayer and its Feasibilities in ULSI.34 Jpn. J. Appl. Phys. Part 1. No. 2B, pp. 982-986 (Feb. 1995).
Buyn et al.,W as a Bit Line Interconnection in Capacitor-Over-Bit-Line (COB) Structured Dynamic Random Access Memory (DRAM) and Feasible Diffusion . . .35 Jpn. J. Appl. Phys. Part 1, No. 2, pp. 1086-1089 (1995).
Murakami et al.,Plasma-Nitridated Ti Contact System for VLSI Interconnections, 4th International IEEE VLSI Multilevel Interconnection Conference 148-154 (Jun. 15-16, 1987).
U.S. Appl. No. 09/026,104.
U.S. Appl. No. 09/250,237, filed Mar. 1, 1999, Hu.
Wolf,Semiconductor Memory Process Integration, II Silicon Processing For the VLSI Era. Ch. 8. pp. 567-583 (pre-1999).
Berry Renee R.
Micro)n Technology, Inc.
Nelms David
Wells St. John P.S.
LandOfFree
Method of forming a stack of refractory metal nitride over... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a stack of refractory metal nitride over..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a stack of refractory metal nitride over... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3459529