Method of evaluating core based system-on-a-chip

Details Method of evaluating core based system-on-a-chip Method of evaluating core based system-on-a-chip

2005-09-13

2005-09-13

Tu, Christine T. (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

Reexamination Certificate

active

06944808

ABSTRACT:
A method of evaluating a core based SoC detects and localizes faults in the cores or interconnects between the cores with high accuracy and observability. The method includes the steps of building two or more metal layers to create core I/O pads having all I/O pads and power pads on a surface of the top metal layer of the pad frame of each core, testing the SoC as a whole by applying test vectors to the SoC through chip I/O pads and evaluating response outputs of the SoC, testing each core in the SoC by applying core specific test vectors to the core through the core I/O pads on the top metal layer of the core and evaluating response outputs of the core, and finding a location of a fault when the fault is detected when testing the SoC chip as a whole or when testing each of the cores.

REFERENCES:
patent: 6378093 (2002-04-01), Whetsel
patent: 6425100 (2002-07-01), Bhattacharya
patent: 6556037 (2003-04-01), Shiraishi
patent: 2002/0170007 (2002-11-01), Rajsuman
“Preliminary Outline of the IEEE P1500 Scalable Architecture for Testing Embedded Cores” IEEE VLSI Test Symposium, 1999.
“Failure Analysis for Full-Scan Circuits” International Test Conference, 1995.
“Cross Check—A Practical Solution for ASIC Testability” International Test Conference, 1989.
“On the Fault Location in Combinational Logic Circuits” 25-th Asilomar Conference.
“FINDER: A CAD System-Based Electron Beam Tester for Fault Diagnosis of VLSI Circuits” IEEE Transaction CAD, 1986.
“A Generalized Theory for System Level Diagnosis” IEEE Transaction on Computers, 1987.
“VSI Alliance Test Access Architecture Standard Version 1.0” VSI Alliance, 2001.
“VSI Alliance Test Data Interchange Formats and Guidelines for VC Providers Specification” VSI Alliance, 1999.

Affiliated with

Also associated with

Rating

Method of evaluating core based system-on-a-chip does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of evaluating core based system-on-a-chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of evaluating core based system-on-a-chip will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3446673