Semiconductor device with raised segment

Details Semiconductor device with raised segment Semiconductor device with raised segment

2005-03-29

2005-03-29

Fourson, George (Department: 2823)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

On insulating substrate or layer

C438S300000

Reexamination Certificate

active

06872606

ABSTRACT:
A device having a raised segment, and a manufacturing method for same. An SOI wafer is provided having a substrate, an insulating layer disposed over the substrate, and a layer of semiconductor material disposed over the insulating layer. The semiconductor material is patterned to form a mesa structure. The wafer is annealed to form a raised segment on the mesa structure.

REFERENCES:
patent: 6200867 (2001-03-01), Chen
patent: 6218711 (2001-04-01), Yu
patent: 6291310 (2001-09-01), Madson et al.
patent: 6391796 (2002-05-01), Akiyama et al.
patent: 6406951 (2002-06-01), Yu
patent: 6429084 (2002-08-01), Park et al.
patent: 20040150042 (2004-08-01), Yeo et al.
V. Subramanian, et al., “A Bulk-Si-Compatible Ultrathin-Body SOI Technology for Sub-100nm MOSFETs,” Device Research Conference, Jun. 1999, pp. 28-29.
Y.-K. Choi, et al., “Ultra-Thin Body PMOSFETs with Selectively Deposited Ge Source/Drain,” 2001 Symposium on VLSI Technology, Digest of Technical Papers, pp. 19-20.
Y.-K. Choi, et al., “30nm Ultra-Thin-Body SOI MOSFET with Selectively Deposited Ge Raised S/D,” Device Research Conference, Jun. 2000, pp. 23-24, Denver, CO.
R. Chau, et al., “A 50nm Depleted-Substrate CMOS Transistor (DST),” International Electron Device Meeting 2001, Technical Digest, pp. 621-624.
Y.-K. Choi, et al., “Ultrathin-Body SOI MOSFET for Deep-Sub-Tenth Micron Era,” IEEE Electron Device Letters, May 2000, pp. 254-255, vol. 21, No. 5.
N. Sato, et al., “Hydrogen Annealed Silicon-On-Insulator,” Applied Physics Letters, Oct. 1994, pp. 1924-1926, vol. 65, No. 15.
K. Yamagata, et al., “Selective Growth Of Si Crystals from the Aggolmerated Si Seeds Over Amorphous Substrates,” Applied Physics Letters, pp. 2557-2559, Nov. 1992, Vol. 61, No. 21.
S. Wolf, et al., “Silicon Processing for the VLSI Era”, pp. 256-261, vol. 1: Process Technology, Lattice Press, Sunset Beach, CA.

Affiliated with

Also associated with

Rating

Semiconductor device with raised segment does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device with raised segment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device with raised segment will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3428613