Semiconductor processing methods

Details Semiconductor processing methods Semiconductor processing methods

2005-09-27

2005-09-27

Nguyen, Tuan H. (Department: 2813)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S510000, C438S700000

Reexamination Certificate

active

06949430

ABSTRACT:
Semiconductor processing methods of forming integrated circuitry, and in particular, dynamic random access memory (DRAM) circuitry are described. In one embodiment, a single masking step is utilized to form mask openings over a substrate, and both impurities are provided and material of the substrate is etched through the openings. In one implementation, openings are contemporaneously formed in a photo masking layer over substrate areas where impurities are to be provided, and other areas where etching is to take place. In separate steps, the substrate is doped with impurities, and material of the substrate is etched through the mask openings. In another implementation, two conductive lines are formed over a substrate and a masking layer is formed over the conductive lines. Openings are formed in the masking layer in the same step, with one of the openings being received over one conductive line, and another of the openings being received over the other conductive line. Impurities provided through an opening into the substrate proximate one conductive line, and material from over the other conductive line is removed through the other opening to at least partially form a contact opening over the other conductive line.

REFERENCES:
patent: 4232439 (1980-11-01), Shibata
patent: 4343657 (1982-08-01), Ito et al.
patent: 4734383 (1988-03-01), Ikeda et al.
patent: 5015594 (1991-05-01), Chu et al.
patent: 5017506 (1991-05-01), Shen et al.
patent: 5175120 (1992-12-01), Lee
patent: 5206187 (1993-04-01), Doan et al.
patent: 5459085 (1995-10-01), Pasen et al.
patent: 5631182 (1997-05-01), Suwanai et al.
patent: 5637525 (1997-06-01), Dennison
patent: 5656520 (1997-08-01), Watanabe
patent: 5668065 (1997-09-01), Lin
patent: 5686324 (1997-11-01), Wang et al.
patent: 5731236 (1998-03-01), Chou et al.
patent: 5731242 (1998-03-01), Parat et al.
patent: 5766992 (1998-06-01), Chou et al.
patent: 5780333 (1998-07-01), Kim
patent: 5795809 (1998-08-01), Gardner et al.
patent: 5821140 (1998-10-01), Jost et al.
patent: 5856227 (1999-01-01), Yu et al.
patent: 5985711 (1999-11-01), Lim
patent: 6015730 (2000-01-01), Wang et al.
patent: 6025255 (2000-02-01), Chen et al.
patent: 6037222 (2000-03-01), Huang et al.
patent: 6093629 (2000-07-01), Chen
patent: 6165880 (2000-12-01), Yaung et al.
patent: 6177339 (2001-01-01), Juengling
patent: 6337261 (2002-01-01), Juengling
patent: 6395623 (2002-05-01), Juengling
patent: 6635558 (2003-10-01), Juengling
Microchip Fabrication—Second Edition, McGraw-Hill © 1990, p. 332 only.
Wolf, Ph.D. et al., Silicon Processing for the VLSI Era—vol. 1—Process Technology, © 1986, p. 283 only.

Affiliated with

Also associated with

Rating

Semiconductor processing methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor processing methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor processing methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3424789