Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2003-01-27
2004-06-22
Dang, Phuc T. (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S669000, C438S675000
Reexamination Certificate
active
06753248
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
Embodiments of the present invention generally relate to a method for forming a copper interconnect on a substrate.
2. Description of the Related Art
Metallization for sub-quarter micron sized features is a foundational technology for present and future generations of integrated circuit manufacturing processes. In devices such as ultra large scale integration-type devices, i.e., devices having integrated circuits with more than a million logic gates, the multilevel interconnects that lie at the heart of these devices are generally formed by filling high aspect ratio interconnect features with a conductive material, such as copper or aluminum, for example.
One method for forming vertical and horizontal interconnects is by a damascene or dual damascene method. In the damascene method, one or more dielectric materials, such as low k dielectric materials, are deposited and pattern etched to form the vertical interconnects, e.g., vias, and horizontal interconnects, e.g., lines. Conductive materials, such as copper containing materials, and other materials, such as barrier layer materials used to prevent diffusion of copper containing materials into the surrounding low k dielectric, are then inlaid into the etched pattern. Any excess copper containing materials and excess barrier layer material external to the etched pattern, such as on the field of the substrate, is then removed.
However, low k dielectric materials generally have low mechanical strength, making it difficult for the low k dielectric material to withstand further processing, such as planarization by chemical mechanical processing. In addition, damascene processes generally result in structures that exhibit stress and electromigration from the copper interconnect to the low k dielectric. Furthermore, low k dielectric materials are often porous and susceptible to interlayer diffusion of conductive materials, such as copper, which can result in the formation of short-circuits and device failure.
Therefore, there remains a need for an improved process for depositing barrier materials to prevent copper migration into surrounding low k dielectric materials.
SUMMARY OF THE INVENTION
Embodiments of the invention generally include a method for processing a substrate. The method generally includes forming a copper interconnect in a sacrificial layer deposited on the substrate by patterning the sacrificial layer to form an interconnect and filling the interconnect with copper. The method additionally includes removing at least a portion of the sacrificial layer upon copper interconnect formation, depositing a barrier layer on the copper interconnect, and forming a dielectric layer on the substrate after depositing the barrier layer to insulate the copper interconnect.
Embodiments of the invention further include a method for processing multiple layers of a substrate. The method generally includes forming a first copper interconnect in a sacrificial layer deposited on the substrate by patterning the sacrificial layer to form an interconnect and filling the interconnect with copper. The method then includes repeating the steps to form a second copper interconnect, removing the sacrificial layers from the first and second copper interconnect, depositing a barrier layer adjacent the copper interconnects, and depositing a dielectric layer adjacent the barrier layer.
REFERENCES:
patent: 4389973 (1983-06-01), Suntola et al.
patent: 4413022 (1983-11-01), Suntola et al.
patent: 4961822 (1990-10-01), Liao et al.
patent: 5196365 (1993-03-01), Gotou
patent: 5923056 (1999-07-01), Lee et al.
patent: 6015917 (2000-01-01), Bhandari et al.
patent: 6084302 (2000-07-01), Sandhu
patent: 6125158 (2000-09-01), Carson et al.
patent: 6144060 (2000-11-01), Park et al.
patent: 6174809 (2001-01-01), Kang et al.
patent: 6174811 (2001-01-01), Ding et al.
patent: 6197683 (2001-03-01), Kang et al.
patent: 6200893 (2001-03-01), Sneh
patent: 6203613 (2001-03-01), Gates et al.
patent: 6207487 (2001-03-01), Kim et al.
patent: 6270572 (2001-08-01), Kim et al.
patent: 6284591 (2001-09-01), Lee
patent: 6284646 (2001-09-01), Leem
patent: 6287965 (2001-09-01), Kang et al.
patent: 6305314 (2001-10-01), Sneh et al.
patent: 6319616 (2001-11-01), Lopatin et al.
patent: 6342277 (2002-01-01), Sherman
patent: 6348376 (2002-02-01), Lim et al.
patent: 6358829 (2002-03-01), Yoon et al.
patent: 6372598 (2002-04-01), Kang et al.
patent: 6379748 (2002-04-01), Bhandari et al.
patent: 6391785 (2002-05-01), Satta et al.
patent: 6399491 (2002-06-01), Jeon et al.
patent: 6416577 (2002-07-01), Suntoloa et al.
patent: 6451119 (2002-09-01), Sneh et al.
patent: 6451695 (2002-09-01), Sneh
patent: 6455415 (2002-09-01), Lopatin et al.
patent: 6468924 (2002-10-01), Lee et al.
patent: 6475276 (2002-11-01), Elers et al.
patent: 6475910 (2002-11-01), Sneh
patent: 6482262 (2002-11-01), Elers et al.
patent: 6482733 (2002-11-01), Raaijmakers et al.
patent: 6500743 (2002-12-01), Lopatin et al.
patent: 6511539 (2003-01-01), Raaijmakers
patent: 6531386 (2003-03-01), Lim et al.
patent: 2001/0000866 (2001-05-01), Sneh et al.
patent: 2001/0002280 (2001-05-01), Sneh
patent: 2001/0009695 (2001-07-01), Saanila et al.
patent: 2001/0024387 (2001-09-01), Raaijmakers et al.
patent: 2001/0025979 (2001-10-01), Kim et al.
patent: 2001/0028924 (2001-10-01), Sherman
patent: 2001/0034123 (2001-10-01), Jeon et al.
patent: 2001/0041250 (2001-11-01), Werkhoven et al.
patent: 2001/0054730 (2001-12-01), Kim et al.
patent: 2001/0054769 (2001-12-01), Raaijmakers et al.
patent: 2002/0000598 (2002-01-01), Kang et al.
patent: 2002/0007790 (2002-01-01), Park
patent: 2002/0020869 (2002-02-01), Park et al.
patent: 2002/0021544 (2002-02-01), Cho et al.
patent: 2002/0031618 (2002-03-01), Sherman
patent: 2002/0048635 (2002-04-01), Kim et al.
patent: 2002/0052097 (2002-05-01), Park
patent: 2002/0076507 (2002-06-01), Chiang et al.
patent: 2002/0076837 (2002-06-01), Hujanen et al.
patent: 2002/0094689 (2002-07-01), Park
patent: 2002/0098627 (2002-07-01), Pomarede et al.
patent: 2002/0106536 (2002-08-01), Lee et al.
patent: 2002/0155722 (2002-10-01), Satta et al.
patent: 2002/0162506 (2002-11-01), Sneh et al.
patent: 2002/0177282 (2002-11-01), Song
patent: 2002/0182320 (2002-12-01), Leskela et al.
patent: 2002/0187256 (2002-12-01), Elers et al.
patent: 2003/0013320 (2003-01-01), Kim et al.
patent: 2003/0031807 (2003-02-01), Elers et al.
patent: 2003/0049942 (2003-03-01), Haukka et al.
patent: 2003/0072975 (2003-04-01), Shero et al.
patent: 2003/0082296 (2003-05-01), Elers et al.
patent: 1167569 (2002-01-01), None
patent: 2355727 (2001-05-01), None
patent: 2001-172767 (2001-06-01), None
patent: 2001-111000 (2002-12-01), None
patent: 99/29924 (1999-06-01), None
patent: 99/65064 (1999-12-01), None
patent: 00/16377 (2000-03-01), None
patent: 00/54320 (2000-09-01), None
patent: 01/15220 (2001-03-01), None
patent: 01/17692 (2001-03-01), None
patent: 01/27346 (2001-04-01), None
patent: 01/27347 (2001-04-01), None
patent: 01/29280 (2001-04-01), None
patent: 01/29891 (2001-04-01), None
patent: 01/29893 (2001-04-01), None
patent: 01/36702 (2001-05-01), None
patent: 01/66832 (2001-09-01), None
patent: 02/08485 (2002-01-01), None
patent: 02/43115 (2002-05-01), None
patent: 02/45167 (2002-06-01), None
Kukli, et al., “Tailoring the Dielectric Properties of HfO2-Ta2-O5Nanolaminates,” Applied Physics Letters, vol. 68, No. 26, Jun. 24, 1996; p. 3737-9.
Kukli, et al, “Atomic Layer Epitaxy Growth of Tantalum Oxide Thin Films from Ta(OC2H5)5and H2O, ” Journal of the Electrochemical Society, vol. 142, No. 5, May 1995; p. 1670-5.
Kukli, et al., “In situ Study of Atomic Layer Epitaxy Growth of Tantalum Oxide Thin Films From Ta(OC2H5)5and H2O,” Applied Surface Science, vol. 112, Mar. 1997, p. 236-42.
Kukli, et al., “Properties of Ta2O5-Based Dielectric Nanolaminates Deposited by Atomic Layer Epitaxy,” Journal of the Electrochemical Society, vol. 144, No. 1, Jan. 1997; p. 300-6.
Kukli, et al., “Properties of (Nb1-xTax)2O5Solid Solutions and (Nb1-xTax)2O5-ZrO2Nanolaminates Grown by Atomic Layer Epitaxy,” 1
Cheung Robin
Chin Barry L.
Smith Paul F.
Wood Michael
Applied Materials Inc.
Dang Phuc T.
Moser Patterson & Sheridan LLP
LandOfFree
Post metal barrier/adhesion film does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Post metal barrier/adhesion film, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Post metal barrier/adhesion film will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3363963