Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-09-10
2004-12-14
Thompson, Craig A. (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
Reexamination Certificate
active
06830972
ABSTRACT:
TECHNICAL FIELD
This invention relates to memory circuitry and to methods of forming memory circuitry.
BACKGROUND OF THE INVENTION
Memory circuitry in semiconductor fabrication is formed to include an array area where individual memory cells are typically fabricated in a dense repeating pattern, and a peripheral area where peripheral circuitry which is operatively configured to write to and read from the memory array is fabricated. Peripheral circuitry and array circuitry are typically largely fabricated at the same time. Further the memory cell capacitors within the memory array are commonly fabricated to be vertically elongated, sometimes in the shape of cups or containers, in order to maximize the available surface area for individual capacitors for storage capacitance. The electronic components or devices of the peripheral circuitry are not typically as vertically elongated, thereby creating topography problems in the fabrication due to portions of the memory array circuitry being fabricated significantly elevationally higher than portions of the peripheral circuitry.
The invention was principally motivated in addressing or overcoming problems associated with this issue, and in the fabrication of capacitor-over-bit line dynamic random access memory circuitry. However, the invention is in no way so limited, and is applicable without limitation to these problems or objectives, with the invention only being limited by the accompanying claims appropriately interpreted in accordance with the doctrine of equivalents.
SUMMARY
The invention comprises memory circuitry and methods of forming memory circuitry. In but one implementation, a method of forming memory circuitry having a memory array having a plurality of memory capacitors and having peripheral memory circuitry operatively configured to write to and read from the memory array, includes forming a dielectric well forming layer over a semiconductor substrate. A portion of the well forming layer is removed effective to form at least one well within the well forming layer. An array of memory cell capacitors is formed within the well. The peripheral memory circuitry is formed laterally outward of the well forming layer memory array well.
In one implementation, a dielectric well forming layer is formed over a semiconductor substrate. A portion of the well forming layer is removed effective to form at least one well within the well forming layer. A capacitor storage node forming layer is formed within the well. An array of capacitor storage node openings is formed within the capacitor storage node forming layer within the well. Capacitor storage node electrodes are formed within the capacitor storage node forming layer openings. After forming the capacitor storage node electrodes, at least some of the capacitor storage node forming layer is removed from within the well. Peripheral memory circuitry is formed laterally outward of the well.
In one implementation, memory circuitry includes a semiconductor substrate. A plurality of word lines is received over the semiconductor substrate. An insulative layer is received over the word lines and the substrate. The insulative layer has at least one well formed therein. The well has a base received over the word lines. The well peripherally defines an outline of a memory array area. Area peripheral to the well includes memory peripheral circuitry area. A plurality of memory cell storage capacitors is received within the well over the word lines. Peripheral circuitry is received within the peripheral circuitry area and is operatively configured to write to and read from the memory array.
Other implementations are contemplated.
REFERENCES:
patent: 4987099 (1991-01-01), Flanner
patent: 4996627 (1991-02-01), Zias et al.
patent: 5023683 (1991-06-01), Yamada
patent: 5032882 (1991-07-01), Okumura et al.
patent: 5061650 (1991-10-01), Dennison et al.
patent: 5084414 (1992-01-01), Manley et al.
patent: 5087591 (1992-02-01), Teng
patent: 5120679 (1992-06-01), Boardman et al.
patent: 5138412 (1992-08-01), Hieda et al.
patent: 5168073 (1992-12-01), Gonzalez et al.
patent: 5206183 (1993-04-01), Dennison
patent: 5250457 (1993-10-01), Dennison
patent: 5770499 (1998-06-01), Kwok et al.
patent: 5780338 (1998-07-01), Jeng et al.
patent: 5990021 (1999-11-01), Prall et al.
patent: 5998257 (1999-12-01), Lane et al.
patent: 6030879 (2000-02-01), Huang
patent: 6054394 (2000-04-01), Wang
patent: 6057206 (2000-05-01), Nguyen et al.
patent: 6087261 (2000-07-01), Nishikawa et al.
patent: 6114201 (2000-09-01), Wu
patent: 6130126 (2000-10-01), Iwakiri
patent: 6159818 (2000-12-01), Durcan et al.
patent: 6200898 (2001-03-01), Tu
patent: 6232168 (2001-05-01), Coursey
patent: 6232240 (2001-05-01), Tung
patent: 6258729 (2001-07-01), DeBoer et al.
patent: 6376380 (2002-04-01), Tang et al.
patent: 6395600 (2002-05-01), Durcan et al.
patent: 6426243 (2002-07-01), Coursey
patent: 6589876 (2003-07-01), Tran
patent: 42 20 497 (1992-06-01), None
patent: 43 16 503 (1993-05-01), None
patent: 2-275665 (1990-11-01), None
patent: 3-174765 (1991-07-01), None
patent: 2528608 (1996-08-01), None
IBM Corp.,Stacked Capacitor DRAM Cell With Vertical Fins(VF-STC), 33 IBM Technical Disclosure Bulletin, No. 2, pp. 245-247 (Jul. 1990).
Toru Kaga et al.,Crown-Shaped Stacked-Capacitor Cell for 1.5-V Operation 64-Mb DRAM's, 38 IEEE Transactions on Electron Devices, No. 2, pp. 255-260 (Feb. 1991).
K. Ueno et al.,A Quarter-Micron Planarized Interconnection Technology With Self-Aligned Plug, IEEE, pp. 305-308 (1992).
Y. Kawamoto et al., “A 1.28 symbols &mgr;m2Bit-Line Shielded Memory Cell Technology for 64Mb DRAMs”,Central Research Laboratory, CH2874-6/90/0000-0013, 1990 Symposium on VLSI Technology, 1990 IEEE.
E. Fujii, et al., “OLSI DRAM Technology with Ba0.7Sr0.3TiO2Film of 1.3nm Equlvalent SiO2Thickness and 10.9A/cm2Leakage Current”, IEEE, 04/92, pps. 10.3.1-10.3.4.
Micro)n Technology, Inc.
Thompson Craig A.
Wells St. John P.S.
LandOfFree
Method of forming memory circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming memory circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming memory circuitry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3318004