Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2002-11-22
2004-12-28
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S585000, C438S682000
Reexamination Certificate
active
06835639
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to semiconductor transistor fabrication and are more particularly to complementary transistors and integrated circuits containing them.
Integrated circuit technology continues to advance at a rapid pace, with many circuit technologies being implemented using semiconductor fabrication processes. With the advancement of semiconductor circuit fabrication methods, consideration is given to various aspects, including maximizing efficiency, lowering manufacturing cost, and increasing performance. With these goals in mind, one area is the continuing trend of reducing the thickness of the transistor gate dielectrics. For example, in the past the gate dielectric (e.g., silicon dioxide or nitrided silicon dioxide) layer thickness was on the order of 10 nm, but more recently that thickness has reduced considerably with a more current goal being on the order of 2 nm. Indeed, this goal will strive for even thinner gate dielectric layers in the foreseeable future. This goal reduces device size and facilitates improved device performance.
While the desirability and trend toward thinner gate dielectrics continues, such an approach also provides a considerable drawback. Specifically, overlying the thin gate dielectric is a polycrystalline silicon (“polysilicon”) gate layer, and polysilicon naturally includes a depletion region at the interface between the polysilicon gate and the gate dielectric. Typically, the depletion region manifests itself as providing the electrical equivalent of approximately a 0.3 nm thick insulator and, as such, the region in effect provides an insulating effect rather than a conducting effect as would be present in the remainder of the polysilicon gate conductor. Using the preceding numeric example, therefore, for a 10-nm thick gate dielectric, then the overlying effective 0.3-nm thick polysilicon depletion region may be thought to effectively increase the overall insulation between the gate and the underlying transistor channel from 10 nm to 10.3 nm, that is, the effect of the depletion region affects the insulating thickness by three percent—as such, for previous thicker gate insulators the effect of the polysilicon depletion region may be considered to have a negligible impact on the gate dielectric. In contrast, however, for a 2-nm thick gate dielectric, the polysilicon gate conductor depletion region may be thought to increase the gate insulator to 2.3 nm, thereby representing an increase on the order of 15 percent. This increased percentage significantly reduces the benefits otherwise provided by the thinner gate dielectric.
One approach in general to avoiding the depletion region phenomenon of polysilicon transistor gates is to use metal as an alternative material for the transistor gate because metal does not present a considerable depletion region, if any. Prior to the more recent use of polysilicon gates, metal gates were fairly common. However, a previously-identified drawback of such metal gates, which indeed led to the avoidance of such metals in contemporary devices, is that each metal has a corresponding so-called work function, and in the transistor art each transistor also has a corresponding preferred value for a work function of the gate electrode. However, the desired work function value differs for different transistor types. For example, based on present day threshold voltage channel doping, a p-channel MOS transistor (“PMOS”) is optimized when the gate electrode has a work function on the order of 5 eV; while an n-channel MOS transistor (“NMOS”) is optimized when the gate electrode has a work function on the order of 4 eV. The problem with previously-used metal gates arose with the development of CMOS circuits which, by definition, include both PMOS and NMOS transistors. Specifically, because a metal gate provides only a single work function, then it could not be selected to provide the two different desired work functions of the PMOS and NMOS devices. Instead, at best a metal could be selected to be between the desired work function of a PMOS and an NMOS transistor, which is sometimes referred to as the “midgap” between these devices (i.e., on the order of 4.5 eV for the preceding examples). This inability to match different work functions led to the use of polysilicon gates whereby the polysilicon gates of the NMOS devices could be doped in a first manner in view of the desired work function for NMOS transistors and the polysilicon gates of the PMOS devices could be doped in a second manner in view of the desired work function for PMOS transistors.
More recent approaches have used two different metals for gates. For example, U.S. Pat. No. 6,265,258 deposits a tantalum metal gate layer (work function about 4.2 eV) and then selectively nitrides the portion over the PMOS areas to form tantalum nitride gates (work function about 5.4 eV) while the NMOS gates remain tantalum. Similarly, U.S. Pat. No. 6,204,103 deposits polysilicon and over the NMOS areas deposits titanium and over the PMOS areas deposits molybdenum; then an anneal simultaneously forms titanium silicide gates for NMOS and molybdenum silicide gates for PMOS.
However, the foregoing two metal or silicide gate approaches have processing drawbacks including silicide interface discontinuities.
SUMMARY OF THE INVENTION
The present invention provides a method of forming first and second transistor gate electrodes comprising metal-germano-silicides with differing materials for NMOS and PMOS in CMOS integrated circuits. Preferred embodiments employ a two-step silicidation.
This has advantages including simple processing for enhanced performance of CMOS integrated circuit devices.
REFERENCES:
patent: 4812889 (1989-03-01), Kakumu
patent: 5242847 (1993-09-01), Ozturk et al.
patent: 5691561 (1997-11-01), Goto
patent: 6187617 (2001-02-01), Gauthier et al.
patent: 6204103 (2001-03-01), Bai et al.
patent: 6214679 (2001-04-01), Murthy et al.
patent: 6242311 (2001-06-01), Ahn
patent: 6252283 (2001-06-01), Gardner et al.
patent: 6333222 (2001-12-01), Kitazawa et al.
patent: 6562718 (2003-05-01), Xiang et al.
patent: 6667204 (2003-12-01), Kim
patent: 2001/0028093 (2001-06-01), Gardner et al.
Rotondaro Antonio L. P.
Visokay Mark R.
Brady W. James
Hoel Carlton H.
Lindsay Jr. Walter L.
Niebling John F.
Telecky , Jr. Frederick J.
LandOfFree
Multiple work function gates does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple work function gates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple work function gates will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3303038