Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2000-12-29
2004-12-14
Lee, Thomas (Department: 2185)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C713S600000, C710S100000
Reexamination Certificate
active
06832325
ABSTRACT:
BACKGROUND
1. Field
Various embodiments may relate generally to data communication buses. In particular, the present invention relates to the data to clock phase relationship in a source synchronous bus.
2. Background
Synchronous data communication buses transfer data at a fixed phase relationship to the rising and falling edges of the bus clock as the data and bus clock travel together in the same flight time on the bus from source to destination. (In a source synchronous data bus, the bus clock is generated and provided by a device, such as an integrated circuit chip, on the bus.) Conventionally, the phase relationship is the same in both (frequently referred to as “read” and “write”) directions. Typically, a master device sends out data to one or more slave devices in a quadrature phase relationship (at a fixed 90 degree offset) with the bus clock and the slave device(s) sends data to the master device in quadrature phase relationship with the bus clock.
In the case of memory buses or input/output (I/O) data buses, the master device is frequently a memory controller or a storage device controller and the slave device(s) are frequently memory devices or storage devices. Thus, data sent from the master device to the slave device(s) is frequently described as being sent in the “write” direction and the data sent from the slave device(s) to the master device is frequently described as being sent in the “read” direction. In the example of a Rambus memory subsystem, an clock chip at the end of the Rambus channel generates a ClockToMaster (CTM) clock signal, which passes through all the slave devices and goes into the master device. It then comes out of the master device as the ClockFromMaster (CFM) clock signal, again passes through all of the slave devices and is terminated at the end of the Rambus channel.
The slave device in conventional source synchronous buses relies upon a quadrature phase detector (QPD) in a delay locked loop (DLL) or phase locked loop (PLL) circuit to send out the data in quadrature phase relationship with the ClockToMaster bus clock. However, the poor performance and high power consumption of the QPD limits bus performance. These problems can become acute in buses with stringent clocking signal requirements, such as RDRAM buses (more commonly referred to as RDRAM channels). The distribution and spec allocation of the output centering of the RDRAM is larger than the master device. The major contributor of RDRAM to center error is the poor performance of the QPD.
REFERENCES:
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5614855 (1997-03-01), Lee et al.
patent: 5844438 (1998-12-01), Lee
patent: 6157238 (2000-12-01), Na et al.
patent: 6182254 (2001-01-01), Bae
patent: 6324485 (2001-11-01), Ellis
patent: 10187275 (1998-07-01), None
Rambus, Inc., Direct Rambus Clock Generator Data Sheet, Document DL0056—Version 0.90, Mar. 1999, pp. 1-22.*
Tanaka et al, Front-End Readout System for PHENIX RICH, 1999 IEEE, pp. 346-352.
Intel Corporation
Suryawanshi Suresh K
LandOfFree
Device on a source synchronous bus sending data in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device on a source synchronous bus sending data in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device on a source synchronous bus sending data in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3294499