Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2003-08-06
2004-11-02
Nguyen, Tuan H. (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S650000, C438S672000
Reexamination Certificate
active
06812087
ABSTRACT:
TECHNICAL FIELD
This invention relates to methods of forming non-volatile resistance variable devices, and to methods of forming silver selenide comprising structures.
BACKGROUND OF THE INVENTION
Semiconductor fabrication continues to strive to make individual electronic components smaller and smaller, resulting in ever denser integrated circuitry. One type of integrated circuitry comprises memory circuitry where information is stored in the form of binary data. The circuitry can be fabricated such that the data is volatile or non-volatile. Volatile storing memory devices result in loss of data when power is interrupted. Non-volatile memory circuitry retains the stored data even when power is interrupted.
This invention was principally motivated in making improvements to the design and operation of memory circuitry disclosed in U.S. Pat. Nos. 5,761,115; 5,896,312; 5,914,893; and 6,084,796 to Kozicki et al., which ultimately resulted from U.S. patent application Ser. No. 08/652,706, filed on May 30, 1996, disclosing what is referred to as a programmable metallization cell. Such a cell includes opposing electrodes having an insulating dielectric material received therebetween. Received within the dielectric material is a variable resistance material. The resistance of such material can be changed between low resistance and high resistance states. In its normal high resistance state, to perform a write operation, a voltage potential is applied to a certain one of the electrodes, with the other of the electrode being held at zero voltage or ground. The electrode having the voltage applied thereto functions as an anode, while the electrode held at zero or ground functions as a cathode. The nature of the resistance variable material is such that it undergoes a change at a certain applied voltage. With such voltage applied, a low resistance state is induced into the material such that electrical conduction can occur between the top and bottom electrodes.
Once this occurs, the low resistance state is retained when the voltage potentials are removed. Such can effectively result in the resistance -of the mass of resistance variable material between the electrodes dropping by a factor of 1,000. Such material can be returned to its highly resistive state by reversing the voltage potential between the anode and cathode. Again, the highly resistive state is maintained once the reverse voltage potentials are removed. Accordingly, such a device can, for example, function as a programmable memory cell of memory circuitry.
The preferred resistance variable material received between the electrodes typically and preferably comprises a chalcogenide material having metal ions diffused therein. One specific example includes one or more layers of germanium selenide having silver ions diffused therein and one or more layers of silver selenide having excess silver ions diffused therein. It is, however, difficult to form silver rich silver selenide.
While the invention was principally motivated in addressing the above issues, it is in no way so limited. The artisan will appreciate applicability of the invention in other aspects unrelated to the above issues, with the invention only being limited by the accompanying claims as literally worded without limiting reference to the specification, and as appropriately interpreted in accordance with the doctrine of equivalents.
SUMMARY
The invention includes methods of forming non-volatile resistance variable devices, and methods of forming silver selenide comprising structures. In one implementation, a method of forming a non-volatile resistance variable device includes forming a patterned mass comprising elemental silver over a substrate. A layer comprising elemental selenium is formed over the substrate and including the patterned mass comprising elemental silver. The substrate is exposed to conditions effective to react only some of the elemental selenium with the elemental silver to form the patterned mass to comprise silver selenide. Unreacted elemental selenium is removed from the substrate. A first conductive electrode is provided in electrical connection with one portion of the patterned mass comprising silver selenide. A germanium selenide comprising material is provided in electrical connection with another portion of the patterned mass comprising silver selenide. A second conductive electrode is provided in electrical connection with the germanium selenide comprising material.
In one implementation, a method of forming a silver selenide comprising structure includes forming a substrate comprising a first outer portion and a second outer portion. The first outer portion comprises a patterned mass comprising elemental silver. The second outer portion does not comprise elemental silver. A layer comprising elemental selenium is formed over the first and second outer portions. The substrate is exposed to oxidizing conditions effective to both, a) react elemental selenium received over the first portion with elemental silver to form the patterned mass to comprise silver selenide, and b) remove elemental selenium of the layer over the second outer portion from the substrate.
REFERENCES:
patent: 1131740 (1915-03-01), Tolutis
patent: 3271591 (1966-09-01), Ovshinsky
patent: 3450967 (1969-06-01), Tolutis
patent: 3622319 (1971-11-01), Sharp
patent: 3743847 (1973-07-01), Boland
patent: 3961314 (1976-06-01), Klose et al.
patent: 3966317 (1976-06-01), Wacks et al.
patent: 3983542 (1976-09-01), Ovshinsky
patent: 3988720 (1976-10-01), Ovshinsky
patent: 4177474 (1979-12-01), Ovshinsky
patent: 4267261 (1981-05-01), Hallman et al.
patent: 4269935 (1981-05-01), Masters et al.
patent: 4312938 (1982-01-01), Drexler et al.
patent: 4316946 (1982-02-01), Masters et al.
patent: 4320191 (1982-03-01), Yoshikawa et al.
patent: 4350541 (1982-09-01), Mizushima et al.
patent: 4405710 (1983-09-01), Balasubramanyam et al.
patent: 4410421 (1983-10-01), Atherton et al.
patent: 4419421 (1983-12-01), Wichelhaus et al.
patent: 4499557 (1985-02-01), Holmberg et al.
patent: 4597162 (1986-07-01), Johnson et al.
patent: 4608296 (1986-08-01), Keem et al.
patent: 4637895 (1987-01-01), Ovshinsky et al.
patent: 4646266 (1987-02-01), Ovshinsky et al.
patent: 4664939 (1987-05-01), Ovshinsky
patent: 4668968 (1987-05-01), Ovshinsky et al.
patent: 4670763 (1987-06-01), Ovshinsky et al.
patent: 4671618 (1987-06-01), Wu et al.
patent: 4673957 (1987-06-01), Ovshinsky et al.
patent: 4678679 (1987-07-01), Ovshinsky
patent: 4696758 (1987-09-01), Ovshinsky et al.
patent: 4698234 (1987-10-01), Ovshinsky et al.
patent: 4710899 (1987-12-01), Young et al.
patent: 4728406 (1988-03-01), Banerjee et al.
patent: 4737379 (1988-04-01), Hudgens et al.
patent: 4766471 (1988-08-01), Ovshinsky et al.
patent: 4769338 (1988-09-01), Ovshinsky et al.
patent: 4775425 (1988-10-01), Guha et al.
patent: 4788594 (1988-11-01), Ovshinsky et al.
patent: 4795657 (1989-01-01), Formigoni et al.
patent: 4800526 (1989-01-01), Lewis
patent: 4809044 (1989-02-01), Pryor et al.
patent: 4818717 (1989-04-01), Johnson et al.
patent: 4843443 (1989-06-01), Ovshinsky et al.
patent: 4845533 (1989-07-01), Pryor et al.
patent: 4847674 (1989-07-01), Silwa et al.
patent: 4853785 (1989-08-01), Ovshinsky et al.
patent: 4891330 (1990-01-01), Guha et al.
patent: 5128099 (1992-07-01), Strand et al.
patent: 5159661 (1992-10-01), Ovshinsky et al.
patent: 5166758 (1992-11-01), Ovshinsky et al.
patent: 5177567 (1993-01-01), Kiersy et al.
patent: 5219788 (1993-06-01), Abernathey et al.
patent: 5238862 (1993-08-01), Blalock et al.
patent: 5272359 (1993-12-01), Nagasubramanian et al.
patent: 5296716 (1994-03-01), Ovshinsky et al.
patent: 5314772 (1994-05-01), Kozicki et al.
patent: 5315131 (1994-05-01), Kishimoto et al.
patent: 5335219 (1994-08-01), Ovshinsky et al.
patent: 5341328 (1994-08-01), Ovshinsky et al.
patent: 5350484 (1994-09-01), Gardner et al.
patent: 5359205 (1994-10-01), Ovshinsky
patent: 5360981 (1994-11-01), Owen et al.
patent: 5406509 (1995-04-01), Ovshinsky et al.
patent: 5414271 (1995-05-01), Ovshinsky et al.
patent: 5500532 (1996-03-01), Kozi
Campbell Kristy A.
Giltom Terry L.
Moore John T.
Dickstein , Shapiro, Morin & Oshinsky, LLP
Micro)n Technology, Inc.
Nguyen Tuan H.
LandOfFree
Methods of forming non-volatile resistance variable devices... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming non-volatile resistance variable devices..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming non-volatile resistance variable devices... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3282966