Hybrid circuit having nanotube electromechanical memory

Details Hybrid circuit having nanotube electromechanical memory Hybrid circuit having nanotube electromechanical memory

2003-03-05

2004-12-28

Dinh, Son T. (Department: 2824)

Static information storage and retrieval

Systems using particular element

C365S151000

Reexamination Certificate

active

06836424

ABSTRACT:

BACKGROUND
1. Technical Field
This invention relates in general to nonvolatile memory devices for use as memory storage in an electronic device and in particular to nonvolatile memory arrays that use electromechanical elements as the individual memory cells.
2. Discussion of Related Art
Important characteristics for a memory cell in electronic device are low cost, nonvolatility, high density, low power, and high speed. Conventional memory solutions include Read Only Memory (ROM), Programmable Read only Memory (PROM), Electrically Programmable Memory (EPROM), Electrically Erasable Programmable Read Only Memory (EEPROM), Dynamic Random Access Memory (DRAM) and Static Random Access Memory (SRAM).
ROM is relatively low cost but cannot be rewritten. PROM can be electrically programmed but with only a single write cycle. EPROM has read cycles that are fast relative to ROM and PROM read cycles, but has relatively long erase times and reliability only over a few iterative read/write cycles. EEPROM (or “Flash”) is inexpensive, and has low power consumption but has long write cycles (ms) and low relative speed in comparison to DRAM or SRAM. Flash also has a finite number of read/write cycles leading to low long-term reliability. ROM, PROM, EPROM and EEPROM are all non-volatile, meaning that if power to the memory is interrupted the memory will retain the information stored in the memory cells.
DRAM stores charge on transistor gates that act as capacitors but must be electrically refreshed every few milliseconds complicating system design by requiring separate circuitry to “refresh” the memory contents before the capacitors discharge. SRAM does not need to be refreshed and is fast relative to DRAM, but has lower density and is more expensive relative to DRAM. Both SRAM and DRAM are volatile, meaning that if power to the memory is interrupted the memory will lose the information stored in the memory cells.
Consequently, existing technologies are either non-volatile but are not randomly accessible and have low density, high cost, and limited ability to allow multiples writes with high reliability of the circuit's function, or they are volatile and complicate system design or have low density. Some emerging technologies have attempted to address these shortcomings.
For example, magnetic RAM (MRAM) or ferromagnetic RAM (FRAM) utilizes the orientation of magnetization or a ferromagnetic region to generate a nonvolatile memory cell. MRAM utilizes a magnetoresisitive memory element involving the anisotropic magnetoresistance or giant magnetoresistance of ferromagnetic materials yielding nonvolatility. Both of these types of memory cells have relatively high resistance and low-density. A different memory cell based upon magnetic tunnel junctions has also been examined but has not led to large-scale commercialized MRAM devices. FRAM uses a circuit architecture similar to DRAM but which uses a thin film ferroelectric capacitor. This capacitor is purported to retain its electrical polarization after an externally applied electric field is removed yielding a nonvolatile memory. FRAM suffers from a large memory cell size, and it is difficult to manufacture as a large-scale integrated component. See U.S. Pat. Nos. 4,853,893; 4,888,630; 5,198,994
Another technology having non-volatile memory is phase change memory. This technology stores information via a structural phase change in thin-film alloys incorporating elements such as selenium or tellurium. These alloys are purported to remain stable in both crystalline and amorphous states allowing the formation of a bi-stable switch. While the nonvolatility condition is met, this technology appears to suffer from slow operations, difficulty of manufacture and reliability and has not reached a state of commercialization. See U.S. Pat. Nos. 3,448,302; 4,845,533; 4,876,667; 6,044,008.
Wire crossbar memory (MWCM) has also been proposed. See U.S. Pat. Nos. 6,128,214; 6,159,620; 6,198,655. These memory proposals envision molecules as bi-stable switches. Two wires (either a metal or semiconducting type) have a layer of molecules or molecule compounds sandwiched in between. Chemical assembly and electrochemical oxidation or reduction are used to generate an “on” or “off” state. This form of memory requires highly specialized wire junctions and may not retain non-volatility owing to the inherent instability found in redox processes.
Recently, memory devices have been proposed which use nanoscopic wires, such as single-walled carbon nanotubes, to form crossbar junctions to serve as memory cells. See WO 01/03208, Nanoscopic Wire-Based Devices, Arrays, and Methods of Their Manufacture; and Thomas Rueckes et al., “Carbon Nanotube-Based Nonvolatile Random Access Memory for Molecular Computing,” Science, vol. 289, pp. 94-97, 7 July, 2000. Hereinafter these devices are called nanotube wire crossbar memories (NTWCMs). Under these proposals, individual single-walled nanotube wires suspended over other wires define memory cells. Electrical signals are written to one or both wires to cause them to physically attract or repel relative to one another. Each physical state (i.e., attracted or repelled wires) corresponds to an electrical state. Repelled wires are an open circuit junction. Attracted wires are a closed state forming a rectified junction. When electrical power is removed from the junction, the wires retain their physical (and thus electrical) state thereby forming a non-volatile memory cell.
The NTWCM proposals to date rely on directed growth or chemical self-assembly techniques to grow the individual nanotubes needed for the memory cells. These techniques are now believed to be difficult to employ at commercial scales using modern technology. Moreover, they may contain inherent limitations such as the length of the nanotubes that may be grown reliably using these techniques, and it may difficult to control the statistical variance of geometries of nanotube wires so grown.
SUMMARY
The invention provides a hybrid memory system having electromechanical memory cells. A memory cell core circuit has an array of electromechanical memory cells, in which each cell is a crossbar junction at least one element of which is a nanotube or a nanotube ribbon. An access circuit provides array addresses to the memory cell core circuit to select at least one corresponding cell. The access circuit is constructed of semiconductor circuit elements.


REFERENCES:
patent: 3448302 (1969-06-01), Shanefield
patent: 3740494 (1973-06-01), Dunand et al.
patent: 3892690 (1975-07-01), Watanabe et al.
patent: 4324814 (1982-04-01), Reichert
patent: 4378629 (1983-04-01), Bozlev et al.
patent: 4495551 (1985-01-01), Yoder
patent: 4510016 (1985-04-01), Chi et al.
patent: 4524431 (1985-06-01), Haken et al.
patent: 4673474 (1987-06-01), Ogawa
patent: 4694427 (1987-09-01), Miyamoto et al.
patent: 4701842 (1987-10-01), Olnowich
patent: 4707197 (1987-11-01), Hensel et al.
patent: 4758534 (1988-07-01), Derkits, Jr. et al.
patent: 4819212 (1989-04-01), Nakai et al.
patent: 4845533 (1989-07-01), Pryor et al.
patent: 4853893 (1989-08-01), Eaton, Jr. et al.
patent: 4876667 (1989-10-01), Ross et al.
patent: 4888630 (1989-12-01), Paterson
patent: 4901121 (1990-02-01), Gibson et al.
patent: 4903090 (1990-02-01), Yokoyama
patent: 4939556 (1990-07-01), Eguchi et al.
patent: 4947226 (1990-08-01), Huang et al.
patent: 4979149 (1990-12-01), Popovic et al.
patent: 4985871 (1991-01-01), Catlin
patent: 5010037 (1991-04-01), Lin et al.
patent: 5031145 (1991-07-01), Lever
patent: 5032538 (1991-07-01), Bozler et al.
patent: 5051956 (1991-09-01), Burns
patent: 5057883 (1991-10-01), Noda
patent: 5089545 (1992-02-01), Pol
patent: 5155561 (1992-10-01), Bozler et al.
patent: 5161218 (1992-11-01), Catlin
patent: 5168070 (1992-12-01), Luth
patent: 5175597 (1992-12-01), Cachier et al.
patent: 5184320 (1993-02-01), Dye
patent: 5196396 (1993-03-01), Lieber
patent: 5198390 (1993-03-01), MacDonald et al.
patent: 5198994 (1993-03-01), Natori
patent: 5252835 (1993-10-01), Lieber et al.
patent: 5271862 (1993-12-01), Sartore et al.
paten

Affiliated with

Also associated with

Rating

Hybrid circuit having nanotube electromechanical memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hybrid circuit having nanotube electromechanical memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hybrid circuit having nanotube electromechanical memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3281176