Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-07-09
1999-08-17
Chang, Joni
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438275, H01L 21336
Patent
active
059407042
ABSTRACT:
A reference apparatus for determining a current or voltage of a semiconductor device, includes a plurality of reference cells having threshold values different from each other, and a selection circuit for selecting one of the plurality of reference cells. A current flowing in a semiconductor device can be determined by comparing the current flowing in the reference apparatus, with the current flowing in a semiconductor cell by means of a sense amplifier.
REFERENCES:
patent: 4223394 (1980-09-01), Pathak
patent: 4811291 (1989-03-01), de Ferron
patent: 4833514 (1989-05-01), Esquivel et al.
patent: 5068697 (1991-11-01), Noda et al.
patent: 5163021 (1992-11-01), Mehrota et al.
patent: 5465231 (1995-11-01), Ohsaki
patent: 5776787 (1998-07-01), Keshtbod
patent: 5817556 (1998-10-01), Sasaki
'94 Symposium on VLSI Technology pp. 97-98 Kobayashi et al "Memory Array Architecture and Decoding Scheme for 3V Only Sector Erasable DINOR Flash Memory".
'93 Symposium on VLSI Technology pp. 83-84 Ong et al "Erratic Erase in ETOX .TM. Flash Memory Array".
IEDM 91-307, 11.4.1-11.4.4 Yamada et al "A self-convergence Erasing Scheme for a Simple Stacked Gate Flash EEPROM".
Chang Joni
NKK Corporation
LandOfFree
Method of manufacturing a reference apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a reference apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a reference apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-325054