Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
2001-08-08
2004-05-11
Norton, Nadine G. (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C438S701000, C438S703000, C438S713000, C438S723000, C438S724000
Reexamination Certificate
active
06734109
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to CMOS structures and, more particularly, to a method of forming source/drain electrodes on thin SOI by employing an in situ doped amorphous silicon epitaxy process.
2. Background Description
Complementary Metal Oxide Semiconductors (CMOS) are electronic components used for Random Access Memory (RAM)and fast data switching. CMOS semiconductors are made of two complementary metal-oxide field effect transistors for high speed and low power use. While many designs have been developed, Silicon On Insulator has recently been of interest due to the high capacity of silicon for high-performance structure fabrication having the channel controllable with low gate voltages.
As silicon film thickness of SOI is reduced, for high-performance CMOS fabrication, it becomes necessary to increase the thickness of source/drain regions above the SOI thickness. This principally results from the fact that, as the SOI film becomes thinner, there exists a reduced amount of Si material from which to form silicide for source/drain contacts. Additionally, thinner source/drain regions can degrade on-current due to increased series resistance.
In particular, when the SOI wafer is 500 Å and below, it is necessary to build raised source/drain (RSD) structures for silicided contact formation. Source/Drain series resistance is affected by the RSD layer geometry and the doping level in the layer. This is particularly difficult when dealing with PFET and NFET devices because the difference in conductivity between the PFET extension and the NFET halo creates makes it difficult to create a shallow junction and the RSD in sequential order. For sub 0.1 mm CMOS technology on thin SOI, it is necessary to build the RSD layer and shallow junction at the same time. However, the technique of forming the halo and the extension using the dopant diffusion from a solid source interface should be compatible with the requirements for RSD layer formation.
When building an advanced CMOS structure several additional problems are generally encountered. In particular, CMOS processes involving the integration of both P-type and N-type Field Effect Transistors (FETs) cannot employ the same solid source diffusion techniques used to achieve the shallow junction. Attempts have been made to use amorphous silicon as a material for the RSD layer and performing Chemical Mechanical Polishing (CMP) on either the NFET or the PFET. However, for CMOS integration, it is necessary to overcome the problem of forming the interface for solid source diffusion for the P-type and N-type FETs individually without mixing the dopants of the PFET with those of the NFET. There is an existing need for a method of controlled recess formation for NFET and PFET simultaneously.
SUMMARY OF THE INVENTION
In one aspect of the present invention, a method of forming source/drain electrodes on thin SOI is provided, which comprises an in situ doped amorphous silicon epitaxy process.
A principal objective in accordance with a preferred embodiment of the present invention, is to contemporaneously achieve a shallow junction for PFET boron extension doping and confine the distribution of NFET boron halo with steep lateral concentration profiles, by using in situ doped amorphous silicon selective epitaxy and appropriately placed removable spacers.
A further objective in accordance with a preferred embodiment of the present invention, is to build the RSD layers contemporaneously with shallow junction formation for the extension region and sharper halo profiles. In the furtherance of this and other objectives, the RSD layers are formed in conjunction with doped amorphous silicon deposition with the opposite types of doping, so that high-performance CMOS devices can be formed on very thin SOI films.
Still another objective in accordance with a preferred embodiment of the present invention is to provide improved controllability of the lateral etch encroachment of silicon under the spacer. In the furtherance of this and other objectives, the method comprises the step of implanting neutral ions such as Ge or Ar into the source/drain regions. The implantation creates an amorphous silicon surface, and leaves a laterally extended amorphous layer under the spacer and a well defined amorphous/crystalline interface. The etch of silicon then extends laterally underneath the spacer, due to the higher etch rate of amorphous silicon and abrupt interface between amorphous and crystalline silicon.
Further objects, features and advantages of the invention will be apparent from the following detailed description taken in conjunction with the accompanying drawings.
REFERENCES:
patent: 5674777 (1997-10-01), Chen et al.
patent: 5824586 (1998-10-01), Wollesen et al.
patent: 5864161 (1999-01-01), Mitani et al.
patent: 5967794 (1999-10-01), Kodama
patent: 6001697 (1999-12-01), Chang et al.
patent: 6013928 (2000-01-01), Yamazaki et al.
patent: 6015740 (2000-01-01), Milic-Srkalj
patent: 6051473 (2000-04-01), Ishida et al.
patent: 6090691 (2000-07-01), Ang et al.
patent: 6091117 (2000-07-01), Shiozawa et al.
patent: 6121091 (2000-09-01), Wang
patent: 6124155 (2000-09-01), Zhang et al.
patent: 6137129 (2000-10-01), Bertin et al.
patent: 6323103 (2001-11-01), Rengarajan et al.
patent: 6346729 (2002-02-01), Liang et al.
patent: 6448140 (2002-09-01), Liaw
Assaderaghi Fariborz
Mandelman Jack A.
Park Heemyong
Abate Joseph P.
International Business Machines - Corporation
Norton Nadine G.
Tran Binh X.
Whitham Curtis & Christofferson, P.C.
LandOfFree
Method of building a CMOS structure on thin SOI with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of building a CMOS structure on thin SOI with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of building a CMOS structure on thin SOI with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3238594