Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2003-04-03
2004-07-13
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S067000, C257S270000, C257S618000, C438S151000, C438S157000, C438S283000, C438S588000
Reexamination Certificate
active
06762448
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to semiconductor manufacturing and, more particularly, to forming FinFET devices.
BACKGROUND OF THE INVENTION
The escalating demands for high density and performance associated with ultra large scale integration semiconductor devices require design features, such as gate lengths, below 100 nanometers (run), high reliability and increased manufacturing throughput. The reduction of design features below 100 nm challenges the limitations of conventional methodology.
For example, when the gate length of conventional planar metal oxide semiconductor field effect transistors (MOSFETs) is scaled below 100 nm, problems associated with short channel effects, such as excessive leakage between the source and drain, become increasingly difficult to overcome. In addition, mobility degradation and a number of process issues also make it difficult to scale conventional MOSFETs to include increasingly smaller device features. New device structures are therefore being explored to improve FET performance and allow further device scaling.
Double-gate MOSFETs represent new structures that have been considered as candidates for succeeding existing planar MOSFETs. In double-gate MOSFETs, two gates may be used to control short channel effects. A FinFET is a double-gate structure that exhibits good short channel behavior. A FinFET includes a channel formed in a vertical fin. The FinFET structure may also be fabricated using layout and process techniques similar to those used for conventional planar MOSFETs.
SUMMARY OF THE INVENTION
Implementations consistent with the principles of the invention provide single-crystal silicon fin structures formed on opposite sides of a dielectric fin structure. The material for the dielectric fin structure is chosen such that a significant stress is induced in the single-crystal silicon material. Accordingly, enhanced mobility can be achieved.
In accordance with the purpose of this invention as embodied and broadly described herein, a semiconductor device is provided. The semiconductor device includes a group of fin structures, where the group of fin structures includes a conductive material and is formed by growing the conductive material in an opening of an oxide layer. The semiconductor device also includes a source region formed at one end of the group of fin structures, a drain region formed at an opposite end of the group of fin structures, and at least one gate.
In another implementation consistent with the present invention, a semiconductor device includes silicon fin structures formed adjacent sidewalls of an opening of an oxide layer. The semiconductor device also includes a source region formed at one end of the silicon fin structures, a drain region formed at an opposite end of the silicon fin structures, and at least one gate.
In yet another implementation consistent with the principles of the invention, a method for forming a group of structures on a -wafer including a conductive layer is provided. The method includes forming a layer over the conductive layer, etching at least one opening in the layer, growing a conductive material in the at least one opening, etching the conductive material to form spacers in the at least one opening, and removing the layer and a portion of the conductive layer to form the group of structures.
REFERENCES:
patent: 4996574 (1991-02-01), Shirasaki
patent: 5338959 (1994-08-01), Kim et al.
patent: 5705414 (1998-01-01), Lustig
patent: 5932911 (1999-08-01), Yue et al.
patent: 6180441 (2001-01-01), Yue et al.
patent: 6232622 (2001-05-01), Hamada
patent: 6358827 (2002-03-01), Chen et al.
patent: 6413802 (2002-07-01), Hu et al.
patent: 6492212 (2002-12-01), Ieong et al.
patent: 6514819 (2003-02-01), Choi
patent: 6537880 (2003-03-01), Tseng
patent: 6562665 (2003-05-01), Yu
patent: 6583469 (2003-06-01), Fried et al.
patent: 6645797 (2003-11-01), Buynoski et al.
Copy of U.S. Patent Application; Docket No. H1504; filed Dec. 4, 2003; entitled: Systems and Methods for Forming Multiple Fin Structures Using Metal-Induced-Crystallization; 23 pages.
Copy of U.S. Ser. No. 10/754,515 and Preliminary Amendment; filed Jan. 12, 2004; entitled: “FinFET Device With Multiple Fin Structures”; 20 pages.
Copy of U.S. Ser. No. 10/755,344 and Preliminary Amendment; filed Jan. 13, 2004; entitled: “FinFET Device With Multiple Channels”; 24 pages.
U.S. Patent Application Publication No. US 2003-0178677 A1; Publication Date: Sep. 25, 2003; Clark et al.
Digh Hisamoto et al., “FinFET—A Self-Aligned Double-Gate MOSFET Scalable to 20 nm,” IEEE Transactions on Electron Devices, vol. 47, No. 12, Dec. 2000, pp. 2320-2325.
Yang-Kyu Choi et al., “Sub-20nm CMOS FinFET Technologies,” 2001 IEEE, IEDM, pp. 421-424.
Xuejue Huang et al., “Sub-50 nm P-Channel FinFET,” IEEE Transactions on Electron Devices, vol. 48, No. 5, May 2001, pp. 880-886.
Xuejue Huang et al., “Sub 50-nm FinFET: PMOS,” 1999 IEEE, IEDM, pp. 67-70.
Yang-Kyu Choi et al., “Nanoscale CMOS Spacer FinFET for the Terabit Era,” IEEE Electron Device Letters, vol. 23, No. 1, Jan. 2002, pp. 25-27.
Lin Ming-Ren
Wang Haihong
Yu Bin
Advanced Micro Devices , Inc.
Flynn Nathan J.
Forde Remmon R.
Harrity & Snyder LLP
LandOfFree
FinFET device with multiple fin structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with FinFET device with multiple fin structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FinFET device with multiple fin structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3234622