Strained-silicon semiconductor device

Details Strained-silicon semiconductor device Strained-silicon semiconductor device

2002-12-09

2004-09-07

Thomas, Tom (Department: 2815)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S294000, C438S735000, C438S739000

Reexamination Certificate

active

06787423

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to manufacturing of semiconductor devices, and more particularly, to forming devices based on strained-silicon with improved electrical characteristics.
BACKGROUND OF THE INVENTION
There is a continuing drive in the semiconductor industry to fabricate devices exhibiting increased performance and decreased power consumption. Planar transistors, such as metal oxide semiconductor field effect transistors (MOSFET) are particularly well suited for use in high-density integrated circuits. As the size of MOSFETs and other devices decrease, the dimensions of source/drain regions, channel regions, and gate electrodes also decrease.
Strained-silicon transistors are typically fabricated by depositing a layer of silicon germanium (SiGe) on a bulk silicon wafer. A thin layer of silicon is subsequently deposited on the SiGe layer. The distance between atoms in a SiGe crystal lattice is greater than the distance between atoms in an ordinary silicon crystal lattice. There is a natural tendency of atoms inside different types of crystals to align with one another where one crystal is formed on another crystal. As such, when a crystal lattice of silicon if formed on top of a layer of SiGe, the atoms in the silicon crystal lattice stretch or “strain” to align with atoms in the SiGe lattice. A resulting advantage of such feature is that the strained silicon experiences less resistance to electron flow and produces gains of up to 80% in speed as compared to ordinary crystalline silicon. However, strained-silicon technology has its disadvantages. The dielectric constant for SiGe is higher than silicon and results in higher junction capacitance. Second, the band-gap in SiGe is smaller than silicon and the smaller band-gap results in higher junction leakage. Accordingly, a need exists for an improved method of fabricating semiconductor devices based on a strained silicon structure that exhibit high-speed with lower junction capacitance and reduced junction leakage.
The miniaturization of planar transistors with short channel lengths requires very shallow source/drain junctions to avoid lateral diffusion of implanted dopants into the channel which causes leakage currents and poor breakdown performance. Shallow source/drain junctions, on the order of 1,000 Å or less, are generally required for acceptable performance in short channel devices.
Silicon on insulator (SOI) technology allows the formation of high-speed, shallow-junction devices. In addition, SOI devices improve performance by reducing parasitic junction capacitance. Although, SOI technology improves the performance of shallow-junction devices, devices that require deeper junctions do not benefit from SOI. For example, devices which are temperature sensitive or which require a deep implant perform better when formed in the bulk substrate.
Shallow trench isolation (STI) provides another technique to shrink device size. The use of STI significantly shrinks the area needed to isolate transistors better than local oxidation of silicon (LOCOS). STI also provides superior latch-up immunity, smaller channel width encroachment, and better planarity. The use of STI techniques eliminates the bird's-beak frequently encountered with LOCOS.
Semiconductor devices generally suffer from decreased threshold voltages (V
t
) at the silicon active region/STI interface. This is known as the fringing field effect. In devices with strained silicon layers formed over SiGe layers, the decreased V
t
at the STI interface becomes more pronounced. The V
t
at the strained silicon layer/STI interface is about 100-200 mV lower than central portions of the strained silicon layer. The decreased V, at the edge of the strained silicon layer causes increased off-state leakage.
SUMMARY OF THE INVENTION
There exists a need for methodology enabling the fabrication of semiconductor devices that exhibit the combined performance improvements of SOI technology, STI technology, and strained silicon technology. There exists a particular need for methodology enabling the fabrication of semiconductor devices with reduced off-state leakage and increased threshold voltage at the STI edge.
The above needs are met by a method of manufacturing a semiconductor device, the method comprising providing a semiconductor substrate comprising a silicon germanium (SiGe) layer on the semiconductor substrate layer and a strained silicon layer formed on the SiGe layer. Trenches are formed that extend from an upper surface of the strained silicon layer into the SiGe layer is formed. The trenches are enlarged by forming laterally extending regions which undercut a portion of the strained silicon layer. The trenches are filled with an insulating material to form trench isolation regions and a transistor is subsequently formed. The transistor comprises source/drain regions that are substantially within the strained silicon layer and a portion of each source/drain region is located over one of the laterally extending regions. In certain embodiments, the transistor is formed before the trenches.
The above needs are also met by a semiconductor device comprising a semiconductor substrate comprising a silicon-containing substrate. A SiGe layer is formed on the silicon-containing substrate and a strained silicon layer is formed on the SiGe layer. Trench isolation regions extend through the strained silicon layer into the SiGe layer and a portion of the trench isolation region extends laterally in the SiGe layer under the strained silicon layer. A transistor comprising source/drain regions which are located substantially within the strained silicon layer is formed and a portion of each source/drain region is located over the laterally extending portion of the trench isolation regions.
The above needs are further met by certain embodiments of the instant invention that provide a semiconductor device comprising a silicon-containing semiconductor substrate and a SiGe layer formed on the semiconductor substrate. A strained silicon layer is formed on the SiGe layer. A trench isolation region extends through the strained silicon layer into the SiGe layer, wherein a portion of the trench isolation region extends laterally into the SiGe layer undercutting the strained silicon layer.
The present invention addresses the needs for an improved high-speed semiconductor device with improved electrical characteristics and reduced off-state leakage.
The foregoing and other features, aspects, and advantages of the present invention will become apparent in the following detailed description of the present invention when taken in conjunction with the accompanying drawings.


REFERENCES:
patent: 5759898 (1998-06-01), Ek et al.
patent: 6039803 (2000-03-01), Fitzgerald et al.
patent: 6180490 (2001-01-01), Vassiliev et al.
patent: 6207530 (2001-03-01), Hsu et al.
patent: 6214653 (2001-04-01), Chen et al.
patent: 6251751 (2001-06-01), Chu et al.
patent: 6300172 (2001-10-01), Ang et al.
patent: 6313486 (2001-11-01), Kencke et al.
patent: 6339244 (2002-01-01), Krivokapic
patent: 6599840 (2003-07-01), Wu et al.
patent: 6627515 (2003-09-01), Tseng et al.
patent: 6682965 (2004-01-01), Noguchi et al.
patent: 6690043 (2004-02-01), Usuda et al.
patent: 6703271 (2004-03-01), Yeo et al.
patent: 6730576 (2004-05-01), Wang et al.
patent: 2001/0003269 (2001-06-01), Wu et al.
patent: 2001/0008284 (2001-07-01), Huang
patent: 2001/0016383 (2001-08-01), Chen et al.
patent: 2001/0024884 (2001-09-01), Fitzgerald
patent: 2002/0052074 (2002-05-01), Houghton et al.
patent: 2004/0097025 (2004-05-01), Fitzgerald et al.
Journal of the Electrochemical Society, vol. 142, No. 3, Mar. 1995, pp. 1260-1266.

Affiliated with

Also associated with

Rating

Strained-silicon semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Strained-silicon semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Strained-silicon semiconductor device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3215665