Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2000-03-10
2004-01-06
Lee, Thomas (Department: 2185)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C713S400000, C713S401000, C370S215000, C716S030000
Reexamination Certificate
active
06675306
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to frequency synthesis schemes, and more particularly to a frequency synthesis scheme performed entirely inside a field programmable gate array (FPGA).
BACKGROUND OF THE INVENTION
Phase locked loops (PLLs) are used in various applications such as frequency synthesis, tone decoding, demodulation of AM and FM signals, pulse synchronization of signals from noisy sources (e.g., magnetic tapes), and regeneration of “clean” signals. A PLL typically includes the following components: a phase detector, low-pass filter, amplifier, and voltage-controlled oscillator (VCO). In frequency synthesis applications, a divide-by-n counter is added between the VCO output and the phase detector in the PLL loop. The phase detector compares two input frequencies: f
in
which is the frequency of an input or reference signal and f
VCO
which is the frequency of the signal generated by the VCO. If f
in
does not equal f
VCO
, then the phase detector generates a phase-error signal which is then filtered by the low-pass filter and amplified by the amplifier. The phase-error signal is received by the VCO and causes the frequency of the VCO output signal to deviate to the value of f
in
. It is further noted that the phase detector converts phase to voltage and that the VCO converts voltage to the time derivative of phase (i.e., frequency). When the f
VCO
value becomes equal to the fin value, the VCO will quickly “lock” to the f
in
value, thus maintaining a fixed phase relationship with the input signal.
In frequency synthesis applications, the PLL generates an output signal that is an integer multiple n of the input frequency f
in
. The integer multiple n can be digitally adjusted, resulting in a flexible signal source that can be controlled by, for example, a computer.
In another field of technology, there exists programmable devices which are a class of general-purpose chips that can be configured for a wide variety of applications. One type of programmable device is commonly known as the field programmable gate array (FPGA). The interconnects between all the elements in an FPGA are designed to be user programmable.
Presently, there are four main types of FPGAs that are commercially available: symmetrical array, row-based, hierarchical PLD, and sea-of-gates. FPGAs provide the benefits of custom CMOS VLSI, while avoiding the initial cost, time delay, and inherent risks of a conventional masked gate array. FPGAs are customized by loading configuration data into the internal memory cells. An FPGA can either actively read its configuration data out of an external serial PROM or byte-parallel PROM (master mode), or the configuration data can be written into the FPGA (slave and peripheral mode). Where the FPGA is used in a Reconfigurable Computing Platform, particularly those using systems, methods, and/or apparatuses according to, e.g., U.S. Pat. Nos. 5,933,642, 5,854,918, 5,805,871, and 5,794,062, the FPGA device which performs computational operations is designed using a Hardware Description Language (HDL).
The FPGA design process is separate from the use of the FPGA as a computational element with stored programs, and typically results in a downloadable bitstream file (i.e., the circuit design) for dynamic configuration of the FPGA at runtime. Control over configuration at runtime in the FPGA is done with stored programs, which are separate binary data (“software”) that are linked with bitstream data (“hardware”). These programs are generally sequences of instructions that have been compiled by a compiler for a High Level Language such as “C”, with the inclusion of bitstream data for the FPGA primarily a linking step in the compilation. Through these particular methods, “hardware”, i.e., the selection of an operational computer to execute programs, becomes a library for use by those programs. The FPGA is hence configured from within an application program at runtime. FPGAs can be programmed in an unlimited number of times and can support system clock rates of up to 300 megahertz with silicon technology of the year 2000.
The above-mentioned approaches do not disclose or suggest integrating a frequency synthesis scheme entirely inside an FPGA. Furthermore, the above-mentioned approaches do not disclose or suggest constructing an entire PLL in an FPGA.
SUMMARY OF THE INVENTION
The present invention broadly provides an apparatus and method for performing phase-lock in a field programmable gate array. In one embodiment of the invention, the apparatus includes a phase detector configured to determine a phase difference between a carry logic oscillator signal and a reference clock signal; and a combinational circuit coupled to the phase detector, and adapted to function as a variable carry logic oscillator, and further configured to generate the carry logic oscillator signal.
In another embodiment, the present invention provides an apparatus for performing phase-lock in a field programmable gate array, including a phase detector configured to determine a phase difference between a carry logic oscillator signal and a reference clock signal; and a carry logic oscillator coupled to the phase detector and configured to generate the carry logic oscillator signal. The carry logic oscillator includes a first column of carry logic cells and a second column of carry logic cells coupled together by a feedback loop for enabling quadrature phasing. The carry logic oscillator further includes a logic gate coupled to the first column and the second column, and the logic gate enables a frequency multiplication function.
The present invention further provides a method for performing phase-lock in a field programmable gate array. In one embodiment, the method includes: using a carry logic oscillator in a field programmable gate array to generate a carry logic oscillator signal; and determining a phase difference between the carry logic oscillator signal and a reference clock signal. The present invention makes possible the following advantages. The present invention can be directly implemented on-chip in an FPGA, without use of analog parts for synchronization, signaling, and transmission. Additionally, no special on-chip circuits are required for the present invention. Additionally, no external components (i.e., outside the FPGA) are required to implement the present invention.
REFERENCES:
patent: 4679213 (1987-07-01), Sutherland
patent: 4837740 (1989-06-01), Sutherland
patent: 5079519 (1992-01-01), Ashby et al.
patent: 5124569 (1992-06-01), Phillips
patent: 5173617 (1992-12-01), Alsup et al.
patent: 5187800 (1993-02-01), Sutherland
patent: 5610543 (1997-03-01), Chang et al.
patent: 5638008 (1997-06-01), Rangasayee et al.
patent: 5638016 (1997-06-01), Eitrheim
patent: 5771264 (1998-06-01), Lane
patent: 5854918 (1998-12-01), Baxter
patent: 5861780 (1999-01-01), Fukuda
patent: 6031426 (2000-02-01), Yechuri
patent: 6067508 (2000-05-01), Conn, Jr.
patent: 6094081 (2000-07-01), Yanagiuchi
patent: 6127865 (2000-10-01), Jefferson
patent: 6140852 (2000-10-01), Fischer et al.
patent: 6198353 (2001-03-01), Janesch et al.
patent: 6219797 (2001-04-01), Liu et al.
patent: 6320574 (2001-11-01), Eglit
patent: 6496971 (2002-12-01), Lesea et al.
patent: 0471932 (1991-06-01), None
Actel Corporation Application Note 4, “Using FPGAs for Digital PLL Applications,” pp. 4-85 to 4-88, Apr. 1996.*
Beaven, P.A., “Phase-Locked Clock Generator”, IBM Technical Disclosure Bulletin, vol. 22, No. 8B, Jan. 1980, pp. 3835-3838.
Chrisfield, R.P.; Doan, D.T.; Williams, K.R. and Wrage, R.H., “Phase-Locked Clocking”, IBM Technical Disclosure Bulletin, vol. 23, No. 7A, Dec. 1980, pp. 2924-2926.
Calvo, J.; Acha, J.I. and Valencia, M., “Asynchronous Modular Arbiter”, IEEE Transactions On Computers, vol. C-35, No. 1, Jan. 1986, pp. 67-70.
Dunning, J.; Garcia, G., Lundberg, J. and Nuckolls, E., “An All-Digital Phase-Locked Loop With 50-Cycle Lock Time Suitable For High-Performance Microprocessors”, IEEE Journal Of Solid-State Circuits, vol. 30, No. 4, Apr. 1995, pp. 412-422.
El Guibaly, F., “Design And A
Fenwick & West LLP
Lee Thomas
Nieves Michael A
Ricoh & Company, Ltd.
LandOfFree
Method and apparatus for phase-lock in a field programmable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for phase-lock in a field programmable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for phase-lock in a field programmable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3202426