Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2001-03-28
2003-11-25
Coleman, W. David (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S713000, C438S759000, C438S788000, C438S795000
Reexamination Certificate
active
06653231
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to integrated circuit (IC) fabrication. More particularly, the present invention relates to fabrication of IC features having reduced critical dimensions than is possible with conventional lithography and resolution enhancement techniques.
BACKGROUND OF THE INVENTION
The semiconductor or integrated circuit (IC) industry aims to manufacture ICs with higher and higher densities of devices on a smaller chip area to achieve greater functionality and to reduce manufacturing costs. This desire for large scale integration requires continued shrinking of circuit dimensions and device features. The ability to reduce the size of structures, such as, gate lengths in field-effect transistors and the width of conductive lines, is driven by the performance of lithographic tools (e.g., wavelength of the exposure sources), resolution enhancement techniques (e.g., phase shifting masks, off-axis illumination, etc.), and photoresist materials (collectively referred to as lithographic techniques).
However, currently available lithographic techniques lack the resolution to print desirably small IC device features. Thus, various non-lithographic techniques are also employed to shrink or reduce feature dimensions after lithographic printing. One such non-lithographic technique is a resist trimming process that reduces or “trims” features patterned on a photoresist layer of a semiconductor wafer before such features are transferred onto the underlying layer(s) of the semiconductor wafer. The resist trimming process utilizes a plasma etch to remove some of the patterned photoresist material such that the critical dimensions of the patterned features are reduced.
Different types of photoresist materials exhibit different trimming performances. For example, photoresist materials designed for 193 nm lithography, e.g., photoresist materials comprising acrylate-based polymers and/or alicyclic-based polymers, have poor trimming performance in comparison with 248 nm photoresist materials, e.g., photoresist materials comprising phenolic polymers. Typical failure mechanisms during the resist trimming process for features patterned on 193 nm photoresist materials include pattern collapse, pattern bending, pattern breakage, general mechanical deformation, and/or uncontrollable photoresist erosion rates. Other photoresist materials also exhibit such failure mechanisms depending on the operating conditions of the resist trimming process (e.g., prolonged trimming time) and/or the original dimensions of the lithographically printed features on the photoresist materials.
To mitigate some of these failure mechanisms, a thinner layer of photoresist material may be disposed on the wafer for lithographic printing or pattern transfer of features from a mask or reticle. However, the initial reduction in photoresist thickness allows for less critical dimension reduction with the resist trimming process due to photoresist consumption concerns. Since the resist trimming process trims the exposed surfaces of the patterned features in both the vertical and horizontal directions (i.e., simultaneously reduces the height and width of the patterned features), by the time a desirable trimmed width has been achieved, there may not be enough height or vertical thickness remaining for the trimmed features to survive subsequent processes (e.g., an etch process for polysilicon gate formation).
Thus, there is a need for a process for enhancing the etch trimmability and etch stability of patterned photoresist features. There is a further need for a process for forming IC features having smaller critical dimensions than is possible with conventional lithographic and non-lithographic techniques. There is still a further need for a process for preventing pattern collapse, pattern bending, pattern breakage, and/or general mechanical deformation of patterned resist features during etch processing.
BRIEF SUMMARY OF THE INVENTION
One exemplary embodiment relates to a method for achieving a sub-lithographic critical dimension in an integrated circuit device feature. The integrated circuit device feature is formed on a semiconductor wafer using a feature patterned on a photoresist layer. The method includes curing the feature patterned on the photoresist layer with an electron beam. The method further includes trimming the cured feature to form a trimmed feature. The sub-lithographic critical dimension of the trimmed feature is dependent on a dose of the electron beam.
Another exemplary embodiment relates to a feature patterned on a photoresist layer having enhanced etch stability and trimmability in an etch process. The feature includes a top region. The feature is formed by the process including irradiating the feature patterned on a photoresist layer with an electron beam before the etch process. At least the top region of the feature is cross-linked to the point of complete decomposition to form a cross-linked top region.
Still another exemplary embodiment relates an integrated circuit fabrication process. The process includes curing a patterned photoresist layer with an electron beam, and trimming the cured photoresist layer with a plasma etch. The process further includes transferring a pattern of the trimmed photoresist layer to the substrate. The patterned photoresist layer is disposed over a substrate. A critical dimension of the transferred pattern on the substrate has a sub-lithographic dimension and is a function of a dose of the electron beam in the curing step.
REFERENCES:
patent: 3997367 (1976-12-01), Yau
patent: 4394211 (1983-07-01), Uchiyama et al.
patent: 4446222 (1984-05-01), Kress
patent: 5003178 (1991-03-01), Livesay
patent: 5468595 (1995-11-01), Liversay
patent: 5876903 (1999-03-01), Ng et al.
patent: 5962195 (1999-10-01), Yen et al.
patent: 5965461 (1999-10-01), Yang et al.
patent: 5994225 (1999-11-01), Liu et al.
patent: 6057066 (2000-05-01), Hanawa
patent: 6103457 (2000-08-01), Gabriel
patent: 6107172 (2000-08-01), Yang et al.
patent: 6110837 (2000-08-01), Linliu et al.
patent: 6174818 (2001-01-01), Tao et al.
patent: 6197687 (2001-03-01), Buynoski
patent: 6200903 (2001-03-01), Oh et al.
patent: 6232048 (2001-05-01), Buynoski et al.
patent: 6319655 (2001-11-01), Wong et al.
patent: 6358670 (2002-03-01), Wong et al.
patent: 6395447 (2002-05-01), Ishii et al.
patent: 6420097 (2002-07-01), Pike et al.
Chiong K.G. et al. “Resist Contrast Enhancement in High Resolution Electron Beam Lithography”, Journal of Vacuum Science and Technology: Part B, American Institute of Physics, New York, US, vol. 7, No. 6.
Patent Abstracts of Japan, vol 1999, No. 09, Jul. 30, 1999 & JP 11 097328 A (Toshiba Corp), Apr. 9, 1999 abstract.
U.S. patent application Ser. No. 09/819,342, Shields et al., filed Mar. 28, 2001.
U.S. patent application Ser. No. 09/819,343, Gabriel et al., filed Mar. 28, 2001.
U.S. patent application Ser. No. 09/819,692, Okoranyanwu et al., filed Mar. 28, 2001.
U.S. patent application Ser. No. 09/819,552, Okoranyanwu et al., filed Mar. 28, 2001.
U.S. patent application Ser. No. 09/820,143, Okoranyanwu et al., filed Mar. 28, 2001.
Livesay, W. R., “Large-area electron-beam source,” Journal of Vacuum Science & Technology B, vol. 11, No. 6, Nov./Dec. 1993, pp. 2304-2308, American Vacuum Society.
Yang, J. J. et al. “Electron Beam Processing for Spin-on Polymers and its Applications to Back-End-of-Line(BEOL)Integration,” Materials Research Society Symposium Proceedings, vol. 511, 1998, pp. 49-55, Materials Research Society.
Ross et al. “Plasma Etch Characteristics of Electron Beam Processed Photoresist,” The Society of Photo-Optical Instrumentation Engineers, vol. 2438, 1995, pp. 803-816, SPIE- The International Society for Optical Engineering.
Grün, Von A. E., “Lumineszenz-photometrische Messungen der Energieabsorption im Strahlungsfeld von Elektronenquellen Eindimensionaler Fall in Luft, ” Zeitschrift für Naturforschung, vol. 12a, 1957, pp. 89-95, Publisher: Zeitschrift für Naturforschung; full English Translation attached (11 pgs.).
U.S. patent application Ser. No.
Okoroanyanwu Uzodinma
Shields Jeffrey A.
Yang Chih-Yuh
Advanced Micro Devices , Inc.
Coleman W. David
Lee Hsien-Ming
LandOfFree
Process for reducing the critical dimensions of integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for reducing the critical dimensions of integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for reducing the critical dimensions of integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3156790