SRAM cell with horizontal merged devices

Details SRAM cell with horizontal merged devices SRAM cell with horizontal merged devices

2001-03-15

2003-11-25

Elms, Richard (Department: 2824)

Static information storage and retrieval

Systems using particular element

Flip-flop

C365S189011, C365S189090, C365S189110

Reexamination Certificate

active

06654275

ABSTRACT:

TECHNICAL FIELD OF THE INVENTION
This invention relates generally to semiconductor memory devices and, more particularly, to a static random access memory (SRAM) cell with merged devices, and to read and write techniques for a two transistor SRAM cell.
BACKGROUND OF THE INVENTION
Two goals associated with SRAM cell design include reducing the silicon area consumed by the cells, i.e. increasing the density of the cells in a SRAM device, and include increasing the operating speed of the cells, i.e. decreasing the time required to access a cell to perform a read or write operation. A high density SRAM cell is realized by using fewer transistors. A number of SRAM cell designs have been proposed.
Conventional CMOS SRAM cells essentially consist of a pair of cross-coupled inverters as the storage flip-flop or latch, and a pair of pass transistors as the access devices for data transfer into and out of the cell. SRAM cell designs have progressed from a four transistor SRAM cell illustrated in
FIG. 1 and a
six transistor SRAM cell illustrated in
FIG. 2
to a loadless four transistor SRAM cell illustrated in FIG.
3
. The four transistor SRAM cell or NMOS resistor load cell, hereinafter referred to as the 4-T SRAM cell, occupies a relatively small area, but the fabrication of the passive loads involves relatively complex steps. One embodiment of the 4T-SRAM cell has one load resistor for each of the pull-down NMOS transistors, and another embodiment shares one load resistor for the two transistors. The 4-T SRAM cell incurs steady state standby DC power dissipation and can inadvertently become unstable. Additionally, the resistive load inverters used in the 4-T SRAM cell cause asymmetrical switching transients. The six transistor SRAM cell, hereinafter referred to as the 6-T SRAM cell, incurs less power dissipation, is more stable, and has more symmetrical switching transients; but it is approximately 30% to 40% larger than the 4-T SRAM cell, and thus consumes more chip surface area and is more costly to fabricate.
The problems associated with the 4-T SRAM cell and the 6-T SRAM cell have led to the development of the loadless four transistor SRAM cell, hereinafter referred to as the LL4TCMOS SRAM cell. The LL4TCMOS SRAM cell comprises a pair of NMOS pull-down transistors and a pair of PMOS access transistors. The subthreshold leakage of the access transistors replace the load resistor(s) in the 4-SRAM cell and the load transistors in the 6-T SRAM cell. The LL4TCMOS SRAM is relatively small, but is not as small as the 4-T SRAM cell because it incorporates CMOS devices. The LL4TCMOS SRAM cell design suffers from stability margin problems caused by leakage current and noise.
Other SRAM cell design proposals include two transistor SRAM cell designs based on bipolar latch-up. One cell design incorporates vertical transistors, while another design that requires a somewhat larger area incorporates planar devices. Cell designs based on bipolar latch-up are disclosed in U.S. Pat. No. 6,104,045, entitled HIGH DENSITY PLANAR SRAM CELL USING BIPOLAR LATCH-UP AND GATED DIODE BREAKDOWN, and U.S. Pat. No. 6,128,216, entitled HIGH DENSITY PLANAR SRAM CELL WITH MERGED TRANSISTORS. Both of these patents are assigned to Applicant's assignee, and are hereby incorporated by reference.
Therefore, there is a need in the art to provide a SRAM cell, and read and write techniques for the same, that overcomes the shortcomings of the above SRAM designs and that achieves the goals of increased density and increased operating speed.
SUMMARY OF THE INVENTION
The above mentioned problems are addressed by the present subject matter and will be understood by reading and studying the following specification. The present subject matter allows for high density SRAM cell designs by providing a merged structure SRAM cell, i.e. a SRAM cell using merged device structures, and by providing read and write techniques for a two transistor SRAM cell.
One aspect of the present invention provides a merged structure SRAM cell that includes a first transistor and a second transistor. The gate of the second transistor forms a load resistor for the first transistor such that the first transistor and the second transistor gate are coupled in series. The gate of the first transistor forms a load resistor for the second transistor such that the second transistor and the first transistor gate are coupled in series. In one embodiment, the first transistor gate and the second transistor gate are formed from a lightly doped polysilicon material. In one embodiment, the first transistor is coupled to a power supply line with a constant potential and the second transistor gate is coupled to a constant potential reference line such as a ground reference line. The second transistor is coupled to a word reference line with an adjustable potential and the first transistor gate is coupled to a bit line power supply line with an adjustable potential. The first transistor and the second transistor form a bistable circuit such that a first stable state occurs when both the first transistor and the second transistor are on and a second stable state occurs when both the first transistor and the second transistor are off.
Another aspect of the present invention provides a method of reading a memory cell. In one embodiment, this method is used to read a two transistor memory cell either with or without merged devices. According to this method, a potential difference (V
DIFF
) is applied to a selected memory cell by providing a column potential (V
C
) on a column line and a row potential (V
R
) on a row line. V
DIFF
, the potential difference between V
C
and V
R
, is increased by an increment less than a transistor threshold voltage (V
T
). It is then determined whether the increased V
DIFF
results in a current flow on the column line for the selected memory cell. An increased current flow indicates that the transistor is on and that the memory cell is in a logic one state.
Another aspect of the present invention provides a method of writing a memory cell. In one embodiment, this method is used to write to a two transistor memory cell either with or without merged devices. According to this method, a potential difference (V
DIFF
) is applied to a selected memory cell by providing a column potential (V
C
) on a column line and a row potential (V
R
) on a row line. V
DIFF
, the potential difference between V
C
and V
R
, is increased by an increment more than a transistor threshold voltage (V
T
) to set or write the selected memory cell to a one state.
These and other aspects, embodiments, advantages, and features will become apparent from the following description of the invention and the referenced drawings.


REFERENCES:
patent: 5304502 (1994-04-01), Hanagasaki
patent: 5771196 (1998-06-01), Yang
patent: 5950219 (1999-09-01), Rao
patent: 6104045 (2000-08-01), Forbes et al.
patent: 6128216 (2000-10-01), Noble, Jr. et al.
patent: 6275433 (2001-08-01), Forbes

Affiliated with

Also associated with

Rating

SRAM cell with horizontal merged devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with SRAM cell with horizontal merged devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SRAM cell with horizontal merged devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3116161