Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-05-02
2003-04-15
Zarabian, Amir (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S200000, C438S239000, C438S241000, C438S253000, C438S588000
Reexamination Certificate
active
06548339
ABSTRACT:
TECHNICAL FIELD
This invention relates to methods of forming conductive lines, insulative spacers over conductive line sidewalls, and memory circuitry.
BACKGROUND OF THE INVENTION
Fabrication of integrated circuitry involves the formation of conductive lines over a substrate. Such conductive lines are used to connect to or with device components. One type of integrated circuitry is memory circuitry. Memory circuitry typically includes a memory array in which storage devices are fabricated as close as lithography allows in order to conserve wafer space. Memory circuitry also typically includes peripheral circuitry in which spacing requirements are not as paramount as in the memory array. Accordingly, devices in the peripheral circuitry are typically spaced further apart relative to devices in the memory array.
The disparity in spacing between conductive lines in the memory array relative to those lines in the peripheral area leads to a problem which this invention addresses. Specifically, conductive lines typically include sidewall spacers which electrically insulate sides of the conductive lines. The sidewall spacers are typically formed by forming a layer of insulative material over the substrate and anisotropically etching the layer to leave spacers about the conductive lines.
It is well known that the conformality of deposited insulative material over closely spaced conductive lines is worse than on lines which are spaced further apart. Because of this, peripheral devices tend to have larger dimensioned spacers than array devices. Such larger dimensions typically manifest in larger lateral spacer width dimensions. Because the spacer dimension is typically set by the processing required to optimize devices in the memory array, the peripheral devices can be compromised by having larger spacers than would be the case if the spacers were optimized for the peripheral devices. Larger dimensioned spacers adversely affect electrical properties associated with the lines and degrade device performance. Device reliability may also suffer if lightly doped drain regions are not used. Such is typically the case in some low V
cc
processes.
This invention arose out of concerns associated with providing methods to enhance the performance of peripheral devices without compromising the performance of the array devices.
SUMMARY OF THE INVENTION
Methods of forming conductive lines and insulative spacers thereover are described. In accordance with one aspect of the invention, a substrate is provided having a first area and a second area relative to which conductive lines are to be formed. A layer of conductive material is formed over the first and second substrate areas and a layer of insulative material is formed over the conductive material. In a preferred implementation, insulative material is removed from the second area and conductive lines are subsequently patterned and etched in both the first and second areas. In another preferred implementation, conductive lines are first patterned and etched with insulative material in the second area being subsequently removed. The patterned and etched conducted lines have respective sidewalls. Subsequently, a layer of insulative material is formed over the substrate, the conductive lines, and the respective sidewalls thereof, and in at least one common etching step, the insulative material is etched to a degree sufficient to form sidewall spacers over the respective sidewalls. In accordance with one aspect, the one common etching step comprises an anisotropic etching step. In accordance with another aspect, the one common etching step comprises at least one facet etching step.
REFERENCES:
patent: 4931411 (1990-06-01), Tigelaar et al.
patent: 5005066 (1991-04-01), Chen
patent: 5021354 (1991-06-01), Pfiester
patent: 5034798 (1991-07-01), Ohsima
patent: 5126290 (1992-06-01), Lowrey et al.
patent: 5134085 (1992-07-01), Gilgen et al.
patent: 5164806 (1992-11-01), Nagatomo et al.
patent: 5175120 (1992-12-01), Lee
patent: 5289422 (1994-02-01), Mametani
patent: 5292681 (1994-03-01), Lee et al.
patent: 5329482 (1994-07-01), Nakajima et al.
patent: 5346585 (1994-09-01), Doan et al.
patent: 5356834 (1994-10-01), Sugimoto et al.
patent: 5439846 (1995-08-01), Nguyen et al.
patent: 5483104 (1996-01-01), Godinho et al.
patent: 5550078 (1996-08-01), Sung
patent: 5567642 (1996-10-01), Kim et al.
patent: 5668035 (1997-09-01), Fang et al.
patent: 5733809 (1998-03-01), Dennison et al.
patent: 5739068 (1998-04-01), Jost et al.
patent: 5759889 (1998-06-01), Sakao
patent: 5763954 (1998-06-01), Hyakutake
patent: 5780882 (1998-07-01), Sugiura et al.
patent: 5792684 (1998-08-01), Lee et al.
patent: 5821600 (1998-10-01), Chan
patent: 5858865 (1999-01-01), Juengling et al.
patent: 5863820 (1999-01-01), Huang
patent: 5898006 (1999-04-01), Kudoh
patent: 5930618 (1999-07-01), Sun et al.
patent: 5972764 (1999-10-01), Huang et al.
patent: 6069037 (2000-05-01), Liao
patent: 6136677 (2000-10-01), Prein
patent: 6153459 (2000-11-01), Sun
patent: 6291279 (2001-09-01), Hsiao et al.
patent: 6335236 (2002-01-01), Mori
patent: 6338993 (2002-01-01), Lien
patent: 2001/0016407 (2001-08-01), Schoenfeld et al.
patent: 2 253 937 (1992-09-01), None
patent: 09064294 (1997-03-01), None
Micro)n Technology, Inc.
Thomas Toniae M.
Wells St. John P.S.
Zarabian Amir
LandOfFree
Methods of forming memory circuitry, and method of forming... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming memory circuitry, and method of forming..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming memory circuitry, and method of forming... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3093019